



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc771-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.7 PIR2 REGISTER

This register contains the SSP Bus Collision and low-voltage detect interrupt flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-7: PERIPHERAL INTERRUPT REGISTER 2 (PIR2: 0Dh)

	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
	LVDIF	_	—	—	BCLIF	_	—	—
	bit 7							bit 0
bit 7	LVDIF: Lov 1 = The sup 0 = The sup	v Voltage De oply voltage pply voltage	etect Interrup has fallen be is greater th	ot Flag bit elow the spe nan the spec	cified LVD vo	oltage (must bltage	be cleared i	n software)
bit 6-4	Unimplem	ented: Read	d as '0'					
bit 3	BCLIF: Bus	s Collision Ir	nterrupt Flag	j bit				
	1 = A bus o transmi 0 = No bus	collision has itting (must h collision oc	occurred wh be cleared in curred	nile the SSP n software)	module cor	nfigured in I ²	C Master wa	as
bit 2-0	Unimplem	ented: Read	d as '0'					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



FIGURE 3-9: BLOCK DIAGRAM OF RB6/T1OSO/T1CKI/P1C

NOTES:



9.2.10 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, indicating that the bus is available, the baud rate generator is loaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG) indicating the bus is still available, the SDA pin is driven low. The SDA transition from high to low while SCL is high is the START condition. This causes the S bit (SSPSTAT<3>) to be set. When the S bit is set, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG) the START condition is complete, concurrent with the following events:

- The SEN bit (SSPCON2<0>) is automatically cleared by hardware,
- The baud rate generator is suspended leaving the SDA line held low.
- The SSPIF flag is set.

Note: If at the beginning of START condition, the SDA and SCL pins are already sampled low, or if during the START condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs. Thus, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I²C module is RESET into its IDLE state.

9.2.10.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower five bits of SSPCON2 is disabled until the START condition is complete.



FIGURE 9-16: FIRST START BIT TIMING

9.2.17.1 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 9-24).
- b) SCL is sampled low before SDA is asserted low. (Figure 9-25).

During a START condition both the SDA and the SCL pins are monitored.

lf:

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, and the BCLIF flag is set, and the SSP module is reset to its IDLE state (Figure 9-24).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low

while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 9-26). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, REPEATED START or STOP conditions.

FIGURE 9-24: BUS COLLISION DURING START CONDITION (SDA ONLY)



9.2.17.3 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to '0'. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 9-29). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 9-30).

FIGURE 9-29: BUS COLLISION DURING A STOP CONDITION (CASE 1)





10.0 VOLTAGE REFERENCE MODULE AND LOW-VOLTAGE DETECT

The Voltage Reference module provides reference voltages for the Brown-out Reset circuitry, the Low-voltage Detect circuitry and the A/D converter.

b b

b

b

The source for the reference voltages comes from the bandgap reference circuit. The bandgap circuit is energized anytime the reference voltage is required by the other sub-modules, and is powered down when not in use. The control registers for this module are LVDCON and REFCON, as shown in Register 10-1 and Figure 10-2.

REGISTER 10-1: LOW-VOLTAGE DETECT CONTROL REGISTER (LVDCON: 9Ch)

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-
—	—	BGST	LVDEN	LV3	LV2	LV1	LV0
bit 7							t
Unimplem	ented: Read	d as '0'					
BGST: Bar	ndgap Stable	Status Flag	g bit				
1 = Indicate	es that the b	andgap volt	age is stable	e, and LVD i	nterrupt is re	eliable	
0 = Indicate	es that the b	andgap volt	age is not st	able, and L\	/D interrupt	should not b	be enab
LVDEN: Lo	w-voltage D	etect Powe	r Enable bit				
1 = Enable	s LVD, powe	ers up band	gap circuit a	nd reference	e generator		
0 = Disable	es LVD, pow	ers down ba	andgap circu	it if unused	by BOR or \	/RH/VRL	
LV<3:0>: L	ow Voltage	Detection Li	imit bits ⁽¹⁾				
1111 = Ext	ternal analoo	a input is us	ed				
1110 = 4.5	V						
1101 = 4.2	V						
1100 = 4.0	V						
1011 = 3.8	V						
1010 = 3.6	SV .						
1001 = 3.5	V V						
1000 = 3.3							
0110 = 2.8	V						
0101 = 2.7	ν. V						
0100 = 2.5	ŠV.						
0011 = Re	served. Do r	not use.					
0010 = Re	served. Do r	not use.					
0001 = Re	served. Do r	not use.					
0000 = Re	served. Do r	not use.					

Note: These are the minimum trip points for the LVD. See Table 15-8 for the trip point tolerances. Selection of reserved setting may result in an inadvertent interrupt.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

11.6 A/D Sample Requirements

11.6.1 RECOMMENDED SOURCE IMPEDANCE

The maximum recommended impedance for analog sources is 2.5 k Ω . This value is calculated based on the maximum leakage current of the input pin. The leakage current is 100 nA max., and the analog input voltage cannot be varied by more than 1/4 LSb or 250 μ V due to leakage. This places a requirement on the input impedance of 250 μ V/100 nA = 2.5 k Ω .

11.6.2 SAMPLING TIME CALCULATION

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-5. **The maximum recommended impedance for analog sources is 2.5 k** Ω . After the analog input channel is selected (changed) this sampling must be done before the conversion can be started.

To calculate the minimum sampling time, Equation 11-2 may be used. This equation assumes that 1/4 LSb error is used (16384 steps for the A/D). The 1/4 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

The CHOLD is assumed to be 25 pF for the 12-bit A/D.

EXAMPLE 11-2: A/D SAMPLING TIME EQUATION



Figure 11-3 shows the calculation of the minimum time required to charge CHOLD. This calculation is based on the following system assumptions:

CHOLD = 25 pF Rs = 2.5 k Ω 1/4 LSb error VDD = 5V \rightarrow Rss = 10 k Ω (worst case) Temp (system Max.) = 50°C

- Note 1:The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
 - **2:**The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - **3:** The maximum recommended impedance for analog sources is 2.5 k Ω . This is required to meet the pin leakage specification.

12.10 Interrupts

The devices have up to 11 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit



14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

14.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

14.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

14.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

15.3 AC Characteristics: PIC16C717/770/771 & PIC16LC717/770/771 (Commercial, Industrial, Extended)

15.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2pp	S	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
СС	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I²C (I ² C	specifications only)		
AA	output access		
BUF	Bus free		
High	High		
Low	Low		
Tcc:st (I	² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

15.4.2 LOW VOLTAGE DETECT MODULE (LVD)





TABLE 15-8:	ELECTRICAL CHARACTERISTICS: LVD
-------------	---------------------------------

		Standard Opera	ating Condit	ions (u	nless o	otherwi	se statec	l)
		Operating tempe	erature -4	10°C ≤	TA ≤ +8	5°C for	industrial	and
DC CHAI	ACTERISTICS			$0^{\circ}C \leq$	$TA \le +7$	70°C for	commer	cial
		Operating voltag	e VDD range	as des	scribed	in DC C	haracteri	stics Section 15.1.
Param. No.	Charac	teristic	Symbol	Min	Тур†	Max	Units	Conditions
D420*	LVD Voltage	LVV = 0100		2.5	2.58	2.66	V	
		LVV = 0101		2.7	2.78	2.86	V	
		LVV = 0110		2.8	2.89	2.98	V	
		LVV = 0111		3.0	3.1	3.2	V	
		LVV = 1000		3.3	3.41	3.52	V	
		LVV = 1001	Vlvd	3.5	3.61	3.72	V	
		LVV = 1010		3.6	3.72	3.84	V	
		LVV = 1011		3.8	3.92	4.04	V	
		LVV = 1100		4.0	4.13	4.26	V	
		LVV = 1101		4.2	4.33	4.46	V	
		LVV = 1110		4.5	4.64	4.78	V	
*	These parameters	are characterized h	out not tester	1				

These parameters are characterized but not tested.

Note 1: Production tested at Tamb = 25°C. Specifications over temperature limits ensured by characterization.



TABLE 15-13: PIC16C770/771 AND PIC16LC770/771 A/D CONVERSION REQUIREMENT (SLEEP MODE)

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
130* ⁽³⁾	Tad	A/D Internal RC oscillator period	3.0	6.0	9.0	μS	ADCS<1:0> = 11 (RC mode) At VDD= 3.0V
			2.0	4.0	6.0	μs	At VDD = 5.0V
131*	TCNV	Conversion time (not including acquisition time) (Note 1)	-	13Tad		—	
132*	TACQ	Acquisition Time	(Note 2)	11.5	-	μS	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e., 1mV @ 4.096V) from the last sam- pled voltage (as stated on CHOLD).
134*	TGO	Q4 to A/D clock start	_	Tosc/2 + Tcy		_	If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 11.6 for minimum conditions.

3: These numbers multiplied by 8 if VRH or VRL is selected as A/D reference.



TABLE 15-19: SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү	_	_	ns	
71*	TscH	SCK input high time	Continuous	1.25Tcy + 30	—	_	ns	
71A*		(Slave mode)	Single Byte	40	—	_	ns	Note 1
72*	TscL	SCK input low time	Continuous	1.25Tcy + 30	-	_	ns	
72A*		(Slave mode)	Single Byte	40	-	-	ns	Note 1
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to	o SCK edge	100	_	_	ns	
73A*	Тв2в	Last clock edge of Byte1 to the of Byte2	e 1st clock edge	1.5Tcy + 40	-	—	ns	Note 1
74*	TscH2diL, TscL2diL	Hold time of SDI data input to	SCK edge	100	_	_	ns	
75*	TdoR	SDO data output rise time	PIC16CXXX		10	25	ns	
			PIC16LCXXX		20	45	ns	
76*	TdoF	SDO data output fall time		_	10	25	ns	
77*	TssH2doZ	SS [↑] to SDO output hi-impeda	nce	10	_	50	ns	
78*	TscR	SCK output rise time (Master	PIC16 C XXX	_	10	25	ns	
		mode)	PIC16LCXXX		20	45	ns	
79*	TscF	SCK output fall time (Master n	node)	_	10	25	ns	
80*	TscH2doV,	SDO data output valid after	PIC16 C XXX	_	-	50	ns	
	TscL2doV	SCK edge	PIC16LCXXX		_	100	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.













FIGURE 16-7: MAXIMUM IDD VS. FOSC OVER VDD (EC MODE)





FIGURE 16-18: MAXIMUM IPD VS. VDD (-40°C TO +125°C)



FIGURE 16-32: MINIMUM AND MAXIMUM VIH/VIL VS. VDD (ST INPUT,-40°C TO +125°C)





17.6 20-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)

DRAWING NOT AVAILABLE

Select (T2CKPS Bits)51
PRO MATE II Universal Device Programmer
Program Counter
PCL Register
PCLATH Register
Reset Conditions
Interrupt Vector 9
Paging 9 22
Program Memory Map
READ (PMR)
Reset Vector
Program Verification
Programmable Brown-out Reset (PBOR) 121, 122
Programming, Device Instructions133
PWM (CCP Module)
TMR2 to PR2 Match51
TMR2 to PR2 Match Enable (TMR2IE Bit)17
PWM (ECCP Module)
BIOCK Diagram
Duty Cyclo
Output Diagram 57
Pariod 56
TMR2 to PR2 Match 56
Q Clock
R
R/W
R/ <u>W</u> bit80
R/ <u>W bit</u>
R/W bit 77
RAM. See Data Memory
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Bacevice Overflow Indicator bit, SSPOV 67
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 Rcad/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Reater File 9
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Recister File Map 10
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers FSR Summary
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers FSR Summary 13 INDF Summary
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers FSR Summary 13 INDF Summary 13 PCL Summary 13 PCLATH Summary
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PORTB Summary 13 PORTB Summary 13
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Registers 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PORTB Summary 13 SSPSTAT 66, 101
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Registers 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13
RAM. See Data Memory RCE,Receive Enable bit, RCE RCREG RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers FSR Summary 13 INDF Summary 13 PCL Summary 13 PCLATH Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 TMRO Summary 13 TMRO Summary 13 TMRO Summary 13 TMRO Summary
RAM. See Data Memory RCE, Receive Enable bit, RCE RCREG RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers FSR Summary 13 INDF Summary 13 PCL Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 TRISB Summary 13 TRISB Summary 13 REState 117
RAM. See Data Memory RCE, Receive Enable bit, RCE RCREG RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Register S FSR Summary 13 INDF Summary 13 PCL Summary 13 PCLATH Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCL Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 TMR0 Summary 13 TRISB Summary 13 TMR0 Summary 13 TRISB Summary 13 TRISB Summary 13 TRISB Summary 13 TRISB Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR). See Brown-out Reset (BOR)
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCLATH Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 TRISB Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR). See Brown-out Reset (BOR) MCLR Reset. See MCLR
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Register File 9 Register File 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCLATH Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR) See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR)
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Register File 9 Register File 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCLATH Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR). See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR) Reset Conditions for All Registers 124
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RcSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCLATH Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR) See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR) Reset Conditions for All Registers 124 Reset Conditions for All Registers 124 Reset Conditions for PCON Register 123
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 FSR Summary 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCLATH Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR) See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR) Reset Conditions for All Registers 124 Reset Conditions for PCON Register 123 Reset Conditions for PCON Register 123 Reset Conditions for Program Counter 123
RAM. See Data MemoryRCE,Receive Enable bit, RCERCEGRCREGRead/Write bit, R/WRead/Write bit, R/WRead/Write bit, R/WReceive Overflow Indicator bit, SSPOVREFCONRegister File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13PORTB Summary13SSPSTAT66, 101STATUS Summary13TMR0 Summary13Reset117, 121Block DiagramMCLR Reset (BOR)MCLR Reset See MCLRPower-on Reset (POR)Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for STATUS Register123Reset Conditions for STATUS Register
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 FSR Summary 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCLATH Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR). See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR) Reset Conditions for All Registers 124 Reset Conditions for PCON Register 123 Reset Conditions for Program Counter 123 Reset Conditions for STATUS Register 123 Reset Conditions for STATUS Register 123
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 FSR Summary 13 INDF Summary 13 PCL Summary 13 PCL Summary 13 PORTB Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR). See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR) Reset Conditions for All Registers 124 Reset Conditions for PCON Register 123 Reset Conditions for STATUS Register 123 Reset Conditions for STATUS Register 123 Reset Conditions for STATUS Register 123
RAM. See Data Memory RCE,Receive Enable bit, RCE 69 RCREG 13 RCSTA Register 13 Read/Write bit, R/W 66 Receive Overflow Indicator bit, SSPOV 67 REFCON 102 Register File 9 Register File Map 10 Registers 13 INDF Summary 13 INTCON Summary 13 PCL Summary 13 PCL Summary 13 PORTB Summary 13 PORTB Summary 13 SSPSTAT 66, 101 STATUS Summary 13 TMR0 Summary 13 Reset 117, 121 Block Diagram 121 Brown-out Reset (BOR). See Brown-out Reset (BOR) MCLR Reset. See MCLR Power-on Reset (POR). See Power-on Reset (POR) Reset Conditions for PCON Register 123 Reset Conditions for PCON Register 123 Reset Conditions for Program Counter 123 Reset Conditions for STATUS Register 123 Reset Conditions for STATUS Register 123

S	
S	66
SAE	69
SCK	70
SCL	76
SDASDA	70
SDO	70
Serial Data In, SDI	70
Serial Data Out, SDO	70
Slave Select Synchronization	73
Slave Select, SS	70
SLEEP 117, 12 SMP	1, 130 66
Software Simulator (MPLAB SIM)	142
SPE	69
Special Event Trigger. See Compare	
Special Features of the CPU	117
Special Function Registers	11
PIC16C717/770/771	11
PIC16C770	11
PIC16C771	11
Speed, Operating	1
SPI	
Master Mode	72
Serial Data In	70
Serial Data Out	70
Serial Peripheral Interface (SPI)	65
Slave Select	70
SPI clock	72
SPI Mode	70
SPI Clock Edge Select CKE	66
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP	66
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection	66 66 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module	66 66 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection	66 66 71 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode	66 66 71 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization	66 66 71 71 73 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig	66 66 71 71 73 73 73 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP	66 66 71 71 73 73 73 70 65
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SS Block Diagram (SPI Mode)	66 66 71 71 73 73 73 70 65 70
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SSP Block Diagram (SPI Mode) Enable (SSPIE Bit)	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SPADD	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPBUF	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPBUF SSPCON SSPCON	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPEUF SSPCON SSPCON SSPCON SSPSR	66 66 71 73 73 73 73 73 73 73 73 73 70 65 70 77 72, 76 67 69, 70 72, 77
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization SIave Synch Timnig SS Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPCON SSPCON2 SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization SIave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SSPADD SSPCON SSPCON2 SSPSTAT SSPSTAT Sate Output for Clock Shift	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPADD SSPCON SSPCON2	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPSR	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON SSPSR	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON 2	66 66 71 71 73 73 73 73 73 73 73 73 73 75 75 70 77 77 67 67 67 67 77 77 77 77 77 77 77 77 77 77 77 77 70 77 70 77 70 77 70 77 70 77 70 77 70 77 70 77 70 77 70 77 70 77 70 77
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON 2	66 66 71 71 73 73 73 73 73 73 73 73 70 75 70 77 72, 76 77 6, 101 51, 52 76 72 71 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPCON SSPCON2 SSPSTAT SSP I ² C SSP Module SPI Mode SSP I ² C Operation SSP Module SPI Master Mode SPI Slave Mode SPI Slave Mode SPI Slave Mode	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON SSPCON SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIAve Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPEUF SSPCON SSPCON 2 SSPCON 2 SSPSR SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPCON SSPCON2 SSPSR SSPSTAT SSP I ² C SSP I ² C Operation SSP Module SPI Master /Slave Connection SPI Master Mode SPCON1 Register SSP Overflow Detect bit, SSPOV SSPADD Register SSPBUF 13, T	