# Microchip Technology - PIC16LC771T/SO Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc771t-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams**



Key Features PICmicro <sup>™</sup> Mid-Range MCU Family Reference Manual, (DS33023)	PIC16C717	PIC16C770	PIC16C771
Operating Frequency	DC - 20 MHz	DC - 20 MHz	DC - 20 MHz
RESETS (and Delays)	POR, BOR, MCLR, WDT (PWRT, OST)	POR, BOR, MCLR, WDT (PWRT, OST)	POR, BOR, MCLR, WDT (PWRT, OST)
Program Memory (14-bit words)	2K	2K	4K
Data Memory (bytes)	256	256	256
Interrupts	10	10	10
I/O Ports	Ports A,B	Ports A,B	Ports A,B
Timers	3	3	3
Enhanced Capture/Compare/PWM (ECCP) modules	1	1	1
Serial Communications	MSSP	MSSP	MSSP
12-bit Analog-to-Digital Module	-	6 input channels	6 input channels
10-bit Analog-to-Digital Module	6 input channels	-	-
Instruction Set	35 Instructions	35 Instructions	35 Instructions

**PROGRAM MEMORY MAP** 

FIGURE 2-2:

# 2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PIC<sup>®</sup> microcontrollers. Each block (Program Memory and Data Memory) has its own bus, so that concurrent access can occur.

Additional information on device memory may be found in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual, (DS33023).

# 2.1 Program Memory Organization

The PIC16C717/770/771 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16C717 and the PIC16C770 have 2K x 14 words of program memory. The PIC16C771 has 4K x 14 words of program memory. Accessing a location above the physically implemented address will cause a wrap-around.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

## FIGURE 2-1: PROGRAM MEMORY MAP AND STACK OF THE PIC16C717 AND PIC16C770





# 2.2 Data Memory Organization

The data memory is partitioned into multiple banks, which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1	RP0	(STATUS<6:5>)
$= 00 \rightarrow$ $= 01 \rightarrow$ $= 10 \rightarrow$ $= 11 \rightarrow$	<ul> <li>Bank(</li> <li>Bank(</li> <li>Bank(</li> <li>Bank(</li> </ul>	)   2 }

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some frequently used special function registers from one bank are mirrored in another bank for code reduction and quicker access.

# 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register FSR.

#### 2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the peripheral interrupts.

# **Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

# **REGISTER 2-5: PERIPHERAL INTERRUPT REGISTER 1 (PIR1: 0Ch)**

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7	Unimplemented: Read as '0'.
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = An A/D conversion completed
	0 = The A/D conversion is not complete
bit 5-4	Unimplemented: Read as '0'
bit 3	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag
	<ul> <li>1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are: <u>SPI</u></li> </ul>
	A transmission/reception has taken place.
	I <sup>2</sup> C Slave / Master
	A transmission/reception has taken place.
	The initiated START condition was completed by the SSP module. The initiated STOP condition was completed by the SSP module. The initiated Restart condition was completed by the SSP module. The initiated Acknowledge condition was completed by the SSP module. A START condition occurred while the SSP module was IDLE (Multi-master system). A STOP condition occurred while the SSP module was IDLE (Multi-master system). 0 = No SSP interrupt condition has occurred.
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture Mode</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare Mode</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM Mode</u> Unused in this mode
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	<ul> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> <li>0 = No TMR2 to PR2 match occurred</li> </ul>
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	<ul> <li>1 = TMR1 register overflowed (must be cleared in software)</li> <li>0 = TMR1 register did not overflow</li> </ul>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



#### FIGURE 3-2: BLOCK DIAGRAM OF RA2/AN2/VREF-/VRL AND RA3/AN3/VREF+/VRH





## 8.3.4 OUTPUT POLARITY CONFIGURATION

The CCP1M<1:0> bits in the CCP1CON register allow user to choose the logic conventions (asserted high/ low) for each of the outputs. See Register 8-1 for further details.

FIGURE 8-6:	HALF-BRIDGE PWM OUTPUT
-------------	------------------------



The PWM output polarities must be selected before the PWM outputs are enabled. Charging the polarity configuration while the PWM outputs are active is not recommended, since it may result in unpredictable operation. Note that in the Full-Bridge Output mode, the ECCP module does not provide any deadband delay. In general, since only one output is modulated at a time, deadband delay is not required. However, there is a situation where a deadband delay might be required. This situation occurs when all of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than turn on time.

Figure 8-11 shows an example, where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the output P1A and P1D become inactive, while output P1C becomes active. In this

example, since the turn off time of the power devices is longer than the turn on time, a shoot-through current flows through the power devices, QB and QD, for the duration of  $t = t_{off}-t_{on}$ . The same phenomenon will occur to power devices, QC and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for the user's application, one of the following requirements must be met:

- 1. Avoid changing PWM output direction at or near 100% duty cycle.
- 2. Use switch drivers that compensate for the slow turn off of the power devices. The total turn off time  $(t_{off})$  of the power device and the driver must be less than the turn on time  $(t_{on})$ .





# 9.2.12 I<sup>2</sup>C MASTER MODE TRANSMISSION

In Master-transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains seven bits of address data and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Subsequent serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see data setup time spec). When the SCL pin is released high, it is held that way for TBRG, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time. The status of ACK is read into the ACKDT on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit (ACKSTAT) is cleared. Otherwise, the bit is set. The SSPIF is set on the falling edge of the ninth clock, and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF leaving SCL low and SDA unchanged (Figure 9-18).

A typical transmit sequence would go as follows:

- a) The user generates a START Condition by setting the START enable bit (SEN) in SSPCON2.
- b) SSPIF is set at the completion of the START sequence.
- c) The user resets the SSPIF bit and loads the SSPBUF with seven bits of address plus R/W bit to transmit.
- d) Address and R/W is shifted out the SDA pin until all eight bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user resets the SSPIF bit and loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all eight bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user resets the SSPIF bit and generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- I) SSPIF is set when the STOP condition is complete.

9.2.12.1 BF STATUS FLAG

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all eight bits are shifted out.

9.2.12.2 WCOL STATUS FLAG

If the user writes the SSPBUF when a transmit is already in progress (i.e. SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

9.2.12.3 ACKSTAT STATUS FLAG

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

# 9.2.18 CONNECTION CONSIDERATIONS FOR I<sup>2</sup>C BUS

For Standard mode I<sup>2</sup>C bus devices, the values of resistors  $R_p$  and  $R_s$  in Figure 9-31 depends on the following parameters

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current).

The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD =  $5V\pm10\%$  and VOL max = 0.4V at 3 mA, R<sub>p min</sub> = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $R_p$  is shown in Figure 9-31. The desired noise margin of 0.1VDD for the low level limits the maximum value of  $R_s$ . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 9-31).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in  $I^2C$  mode (master or slave).

# FIGURE 9-31: SAMPLE DEVICE CONFIGURATION FOR I<sup>2</sup>C BUS



TABLE 9-3: REC	STERS ASSOCIATED WITH I <sup>2</sup> C OPERATION
----------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF TMR1I		-0 0000	-0 0000
8Ch	PIE1		ADIE	—	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
0Dh	PIR2	LVDIF	-	_	_	BCLIF	-		CCP2IF	0 00	00
8Dh	PIE2	LVDIE	-	_	_	BCLIE	-		CCP2IE	0 00	00
13h	SSPBUF		Synch	ronous Ser	ial Port Re	ceive Buffe	er/Transmit F	Register		XXXX XXXX	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
93h	SSPADD		Synchronous Serial Port (I <sup>2</sup> C Mode) Address Register								0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the MSSP in I<sup>2</sup>C mode.

# FIGURE 11-2: PIC16C717 10-BIT A/D RESULT FORMAT



After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS and ANSEL bits selected as an input. To determine acquisition time, see Section 11.6. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

# 11.2 Configuring the A/D Module

### 11.2.1 CONFIGURING ANALOG PORT PINS

The ANSEL and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted. The proper ANSEL bits must be set (analog input) to disable the digital input buffer.

The A/D operation is independent of the state of the TRIS bits and the ANSEL bits.

- Note 1: When reading the PORTA register, all pins configured as analog input channels will read as '0'.
  - 2: When reading the PORTB register, all pins configured as analog pins on PORTB will be read as '1'.
  - **3:** Analog levels on any pin that is defined as a digital input, including the ANx pins, may cause the input buffer to consume current that is out of the devices specification.

# 11.2.2 CONFIGURING THE REFERENCE VOLTAGES

The VCFG bits in the ADCON1 register configure the A/D module reference inputs. The reference high input can come from an internal reference (VRH) or (VRL), an external reference (VREF+), or AVDD. The low reference input can come from an internal reference (VRL), an external reference (VREF-), or AVss. If an external reference is chosen for the reference high or reference low inputs, the port pin that multiplexes the incoming external references is configured as an analog input, regardless of the values contained in the A/D port configuration bits (PCFG<3:0>).

# REGISTER 12-1: CONFIGURATION WORD FOR 16C717/770/771 DEVICE

CP	CP	BORV1	BORV0	CP	CP	_	BODEN	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0
bit13						•							bit0
bit 13-12 9-8	<ul> <li>CP: Program Memory Code Protection</li> <li>1 = Code protection off</li> <li>0 = All program memory is protected<sup>(2)</sup></li> </ul>												
bit 11-10:	BOF 00 = 01 = 10 = 11 =	BORV<1:0>: Brown-out Reset Voltage bits 00 = VBOR set to 4.5V 01 = VBOR set to 4.2V 10 = VBOR set to 2.7V 11 = VBOR set to 2.5V											
bit 7:	Unir	nplement	ed: Read	as '1'									
bit 6:	<b>BO</b> 1 = 1 0 = 1	<b>DEN:</b> Brow Brown-out Brown-out	n-out Dete Detect Re Detect Re	ect Reset eset enab eset disat	Enable b led bled	<sub>it</sub> (1)							
bit 5:	MCL 1 =   0 =	MCLRE: RA5/MCLR pin function select 1 = RA5/MCLR pin function is MCLR 0 = RA5/MCLR pin function is digital input. MCLR internally tied to VDD											
bit 4:	<b>PWF</b> 1 =   0 =	<b>RTE:</b> Powe PWRT disa PWRT ena	er-up Time abled abled	er Enable	bit <sup>(1)</sup>								
bit 3:	<b>WD</b> 1 = 1 0 = 1	<b>TE:</b> Watch WDT enab WDT disat	dog Timer bled bled	<sup>-</sup> Enable t	bit								
bit 2-0:	FOS 000 001 010 011 100 101 110	FOSC<2:0>: Oscillator Selection bits 000 = LP oscillator: Crystal/Resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN 001 = XT oscillator: Crystal/Resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN 010 = HS oscillator: Crystal/Resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN 011 = EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN function on RA7/OSC1/CLKIN 100 = INTRC oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN 101 = INTRC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN 101 = INTRC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, Resistor on RA7/OSC1/CLKIN 111 = ER oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, Resistor on RA7/OSC1/CLKIN											
Note 1: 2:	Enablin Ensure All of th	g Brown-c the Power le CP bits	out Reset a r-up Timer must be g	automatic r is enable iven the s	ally enabled anytimetame	les the Po e Brown-o e to enab	ower-up Til out Reset i le code pr	mer (PWF is enabled otection.	RT), regard d.	dless of th	ne value o	f bit <mark>PWR</mark>	TE.

Legend			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	as 'O'
-n = Value at POR	1 = bit is set	0 = bit is cleared	x = bit is unknown

# 14.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC MCUs and can be used to develop for this and other PIC microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

# 14.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in Stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In Stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

# 14.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

# 14.11 PICDEM 1 Low Cost PIC MCU Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A). PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

# 14.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I<sup>2</sup>C<sup>™</sup> bus and separate headers for connection to an LCD module and a keypad.

# 15.4.5 A/D CONVERTER MODULE

# TABLE 15-11: PIC16C770/771 AND PIC16LC770/771 A/D CONVERTER CHARACTERISTICS:

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution			12 bits	bit	Min. resolution for A/D is 1 mV, VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- $\leq$ VAIN $\leq$ VREF+
A03	EIL	Integral error	_	_	±2	LSb	VREF+ = AVDD = $4.096V$ , VREF- = AVSS = $0V$ , VREF- $\leq$ VAIN $\leq$ VREF+
A04	Edl	Differential error	_	_	+2 -1	LSb	No missing codes to 12 bits VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, $VREF- \le VAIN \le VREF+$
A06	EOFF	Offset error	—	_	±2	LSb	VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, $VREF- \le VAIN \le VREF+$
A07	Egn	Gain Error	—	_	±2	LSb	VREF+ = AVDD = 4.096V, VREF- = AVSS = 0V, $VREF- \le VAIN \le VREF+$
A10	—	Monotonicity	_	Note 3	—	—	$AVSS \leq VAIN \leq VREF+$
A20*	Vref	Reference voltage (VREF+ - VREF-)	4.096	_	VDD +0.3V	V	Absolute minimum electrical spec to ensure 12-bit accuracy.
A21*	VREF+	Reference V High (Avdd or VREF+)	Vref-	_	AVDD	V	Min. resolution for A/D is 1 mV
A22*	VREF-	Reference V Low (Avss or VREF-)	AVss	_	VREF+	V	Min. resolution for A/D is 1 mV
A25*	Vain	Analog input volt- age	Vrefl	_	Vrefh	V	
A30*	Zain	Recommended impedance of ana- log voltage source		_	2.5	kΩ	
A50*	IREF	VREF input current (Note 2)	_	_	10	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 11.0. During A/D conversion cycle.

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF input current is from External VREF+, or VREF-, or AVSS, or AVDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.







# FIGURE 16-14: INTERNAL RC Fosc VS. VDD OVER TEMPERATURE (37 kHZ)







FIGURE 16-32: MINIMUM AND MAXIMUM VIH/VIL VS. VDD (ST INPUT,-40°C TO +125°C)





# 17.1 Package Marking Information (Cont'd)

# 20-Lead SSOP

	XXXXXXXXXXXX XXXXXXXXXXXX
0	S YYWWNNN

# 20-Lead CERDIP Windowed



Example PIC16C770 20I/SS 9917017

Example



20-Lead SOIC

Example



17.6 20-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)

DRAWING NOT AVAILABLE

Select (T2CKPS Bits)51
PRO MATE II Universal Device Programmer
Program Counter
PCL Register
POLATH Register
Reset Conditions
Interrupt Vector 9
Paging 9 22
Program Memory Map
READ (PMR)
Reset Vector
Program Verification
Programmable Brown-out Reset (PBOR) 121, 122
Programming, Device Instructions133
PWM (CCP Module)
TMR2 to PR2 Match51
TMR2 to PR2 Match Enable (TMR2IE Bit)
PWM (ECCP Module)56
Block Diagram
CUPR1H:CUPR1L Registers
Duty Cycle
Duiput Diagram
TMR2 to PR2 Match 56
Q Clock
R
R/W
R/W bit
R/W bit
R/W/ bit 77
RAM. See Data Memory
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory RCE,Receive Enable bit, RCE
RAM. See Data Memory         RCE,Receive Enable bit, RCE         69         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66
RAM. See Data Memory         RCE,Receive Enable bit, RCE         69         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         DEFCON
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Deceiver File
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Paceister File         10
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File Map         10         Benetsters
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File Map         10         Registers         ESR Summary         13
RAM. See Data Memory         RCE,Receive Enable bit, RCE         9         RCREG         13         RCSTA Register         13         Read/Write bit, R/W         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File         9         Registers         FSR Summary         13         INDE Summary         13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register S       FSR Summary         INDF Summary       13         INTCON Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register.       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register.       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON.       102         Register File       9         Register File       10         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PCLATH Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         RCSTA Register.       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON.       102         Register File       9         Register File       9         Register S       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PORTB Summary       13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register S       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register S       13         FSR Summary       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13
RAM. See Data MemoryRCE,Receive Enable bit, RCERCEGRCEGRegister.13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File9Register SFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13SSPSTAT66, 101STATUS Summary13TMR0 Summary13TMR0 Summary13
RAM. See Data MemoryRCE,Receive Enable bit, RCERCEGRCSTA Register.13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON.102Register File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13SSPSTAT66, 101STATUS Summary13TMR0 Summary13TRISB Summary13TRISB Summary13
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File       10         Register S       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCLATH Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         RESE       117, 121
RAM. See Data Memory         RCE,Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File Map       10         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PCLATH Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121
RAM. See Data Memory         RCE, Receive Enable bit, RCE         9         RCREG         13         Receive Overflow Indicator bit, SSPOV         66         Receive Overflow Indicator bit, SSPOV         67         REFCON         102         Register File         9         Register File Map         10         Registers         FSR Summary         13         INDF Summary         13         PCL Summary         13         PORTB Summary         13         SSPSTAT         66, 101         STATUS Summary         13         TMR0 Summary         13         Reset         117, 121         Block Diagram         MCL B Reset Sont MCLD
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File Map       10         Registers       13         INDF Summary       13         INTCON Summary       13         PCL Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR         Power on Reset (POR)         Reset       See Second (BOR)
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File       10         Register S       FSR Summary         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCL Summary       13         PCLATH Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR       Power-on Reset (POR).         Power-on Reset (POR). See Power-on Reset (POR)         Reset Conditions for All Pacieters       124
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         Red/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File       9         Register File Map       10         Registers       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCL Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR         Power-on Reset (POR). See Power-on Reset (POR)         Reset Conditions for All Registers       124         Reset Conditions for All Registers       124
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         RCSTA Register       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File Map       10         Registers       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCLATH Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         TMR0 Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR). See Brown-out Reset (BOR)         MCLR Reset. See MCLR         Power-on Reset (POR). See Power-on Reset (POR)         Reset Conditions for PCON Register       124         Reset Conditions for PCON Register       123         Reset Conditions for PCON Register       123
RAM. See Data Memory         RCE, Receive Enable bit, RCE       69         RCREG       13         RCSTA Register       13         Read/Write bit, R/W       66         Receive Overflow Indicator bit, SSPOV       67         REFCON       102         Register File       9         Register File Map       10         Registers       13         FSR Summary       13         INDF Summary       13         PCL Summary       13         PCLATH Summary       13         PORTB Summary       13         SSPSTAT       66, 101         STATUS Summary       13         Reset       117, 121         Block Diagram       121         Brown-out Reset (BOR)       See Brown-out Reset (BOR)         MCLR Reset. See MCLR       Power-on Reset (POR)         Reset Conditions for All Registers       124         Reset Conditions for PCON Register       123         Reset Conditions for PRON Register       123         Reset Conditions for STATUS Re
RAM. See Data MemoryRCE,Receive Enable bit, RCE9RCREG13RCSTA Register13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13PCLATH Summary13SSPSTAT66, 101STATUS Summary13TRISB Summary13Reset117, 121Block Diagram121Brown-out Reset (BOR). See Brown-out Reset (BOR)MCLR Reset. See MCLRPower-on Reset (POR). See Power-on Reset (POR)Reset Conditions for All Registers123Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for STATUS Register123WDT Reset. See Watchdog Timer (WDT)
RAM. See Data MemoryRCE, Receive Enable bit, RCE9RCEG13RCSTA Register13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File Map10RegistersFSR Summary13INDF Summary13PCL Summary13PCLATH Summary13PCLATH Summary13PORTB Summary13SSPSTAT66, 101STATUS Summary13TRISB Summary13Reset117, 121Block Diagram13Reset (BOR). See Brown-out Reset (BOR)MCLR Reset. See MCLRPower-on Reset (POR). See Power-on Reset (POR)Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for Program Counter123Reset Conditions for STATUS Register123WDT Reset. See Watchdog Timer (WDT)Restart Condition Enabled bit, RSE69
RAM. See Data MemoryRCE, Receive Enable bit, RCE69RCREG13RCSTA Register13Read/Write bit, R/W66Receive Overflow Indicator bit, SSPOV67REFCON102Register File9Register File9Register File Map10Registers58FSR Summary13INDF Summary13PCL Summary13PCL Summary13PCLATH Summary13PORTB Summary13SSPSTAT66, 101STATUS Summary13TRISB Summary13Reset117, 121Block Diagram121Brown-out Reset (BOR). See Brown-out Reset (BOR)MCLR Reset. See MCLRPower-on Reset (POR). See Power-on Reset (POR)Reset Conditions for PCON Register123Reset Conditions for PCON Register123Reset Conditions for Program Counter123Reset Conditions for STATUS Register123WDT Reset. See Watchdog Timer (WDT)123Restart Condition Enabled bit, RSE69Revision History207

S	
S	66
SAE	69
SCK	70
SCL	76
SDASDA	70
SDO	70
Serial Data In, SDI	70
Serial Data Out, SDO	70
Slave Select Synchronization	73
Slave Select, SS	70
SLEEP 117, 12 SMP	1, 130 66
Software Simulator (MPLAB SIM)	142
SPE	69
Special Event Trigger. See Compare	
Special Features of the CPU	117
Special Function Registers	11
PIC16C717/770/771	11
PIC16C770	11
PIC16C771	11
Speed, Operating	1
SPI	
Master Mode	72
Serial Data In	70
Serial Data Out	70
Serial Peripheral Interface (SPI)	65
Slave Select	70
SPI clock	72
SPI Mode	70
SPI Clock Edge Select CKE	66
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP	66
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection	66 66 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module	66 66 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection	66 66 71 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode	66 66 71 71
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization	66 66 71 71 73 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig	66 66 71 71 73 73 73 73
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP	66 66 71 71 73 73 73 70 65
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SS Block Diagram (SPI Mode)	66 66 71 71 73 73 73 70 65 70
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SSP Block Diagram (SPI Mode) Enable (SSPIE Bit)	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SPADD	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS. SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPBUF	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPBUF SSPCON SSPCON	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPEUF SSPCON SSPCON SSPCON SSPSR	66 66 71 73 73 73 73 73 73 73 73 73 73 70 65 70 77 72, 76 67 69, 70 72, 77
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         SIave Synch Timnig         SS         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SPI Mode         SSPADD         SSPCON         SSPCON2         SSPSTAT	
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         SIave Synch Timnig         SS         SSP         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SSPADD         SSPCON         SSPCON2         SSPSTAT         SSPSTAT         Sate Output for Clock Shift	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPADD SSPCON SSPCON2	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPSR	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SPI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON SSPSR	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON 2	66 66 71 71 73 73 73 73 73 73 73 73 73 75 75 70 77 77 67 67 67 67 71 76 72 72 72 72
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SI Module Master/Slave Connection Slave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON 2	
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         Slave Synch Timnig         SS         SSP         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SPI Mode         SSPADD         SSPCON         SSPCON2         SSPSTAT         SSP I <sup>2</sup> C         SSP Module         SPI Mode         SSP I <sup>2</sup> C Operation         SSP Module         SPI Master Mode         SPI Slave Mode         SPI Slave Mode         SPI Slave Mode	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPCON SSPCON SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIAve Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPCON SSPCON SSPCON SSPCON SSPSTAT	
SPI Clock Edge Select, CKE SPI Data Input Sample Phase Select, SMP SPI Master/Slave Connection SIave Mode Slave Select Synchronization Slave Synch Timnig SS SSP Block Diagram (SPI Mode) Enable (SSPIE Bit) SPI Mode SSPADD SSPADD SSPEUF SSPCON SSPCON 2 SSPCON 2 SSPSR SSPSTAT	
SPI Clock Edge Select, CKE         SPI Data Input Sample Phase Select, SMP         SPI Master/Slave Connection         SPI Module         Master/Slave Connection         Slave Mode         Slave Select Synchronization         Slave Synch Timnig         SS         SSP         Block Diagram (SPI Mode)         Enable (SSPIE Bit)         SPI Mode         SSPADD         SSPCON         SSPCON2         SSPSR         SSPSTAT         SSP I <sup>2</sup> C         SSP I <sup>2</sup> C Operation         SSP Module         SPI Master /Slave Connection         SPI Master Mode         SPCON1 Register         SSP Overflow Detect bit, SSPOV         SSPADD Register         SSPBUF       13, T	

NOTES: