

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx154f128dt-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pi	in Number	(1)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
			Ch	arge Tin	ne Measur	ement Unit	
CTED1	27	2	19	I	ST	CTMU External Edge Input 1-13	
CTED2	28	3	20	I	ST		
CTED3	13	16	43	I	ST		
CTED4	15	18	1	I	ST		
CTED5	22	25	14	I	ST		
CTED6	23	26	15	I	ST		
CTED7	—	—	5	Ι	ST		
CTED8	—	—	13	I	ST		
CTED9	9	12	34 (2)	Ι	ST		
CTED10	14	17	44	Ι	ST		
CTED11	8 ⁽⁴⁾	11 ⁽⁴⁾	33(4)		ST		
	18 ⁽⁵⁾	21 ⁽⁵⁾	8 ⁽⁵⁾		51		
CTED12	2	5	22	I	ST]	
CTED13	3	6	23	I	ST]	
CTPLS	4(2)	7 (2)	24 (2)	0	_	CTMU Pulse Output	
	21 ⁽³⁾	24 ⁽³⁾	11 ⁽³⁾	1			
Legend:	CMOS = CM ST = Schmi TTL = TTL i	tt Trigger in	put with CN			Analog = Analog input O = Output PPS = Peripheral Pin Select	P = Power I = Input — = N/A

TABLE 1-14: CTMU PINOUT I/O DESCRIPTIONS

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for devices with VBAT only.

3: Pin number for devices without VBAT.

4: Pin number for devices with USB only.

5: Pin number for devices without USB.

RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

					- (
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
31:24	—	—		—	—	—	—	WDTO		
23:16	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	SWNMI									
15:8	R/W-0									
10.0		NMICNT<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				NMIC	NT<7:0>					
Legend:										
R = Read			W = Writable		-	emented bit, rea				
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is cl	eared	x = Bit is unk	nown		
bit 31-25	Unimpleme	nted: Read a	s '0'							
bit 24	WDTO: Wate	chdog Timer	Time-Out Flag	g bit						
			curred and ca	used a NMI						
		e-out has no								
	-		a WDT NMI e	vent, and MN	NICN1 will be	gin counting.				
bit 23		tware NMI Tr								
		will be genera								
hit 00 00		will not be ge								
			S 0							
bit 19	GNMI: Gene		has heen dete	acted or a use	ar-initiated NI	Al event has o	curred			
			has not been			in event has of	curreu			
	-				Al avent Thi	s bit is also s	et by writing	0v4E to the		
			:31:24>) bits.			5 DIL 15 2150 5	et by writing			
bit 18		Low-Voltage	,							
bit io	•	•	low-voltage c	ondition and	caused an N	МІ				
			d a low-voltage							
bit 17	CF: Clock Fa	ail Detect bit								
			lock failure ar		NMI					
	0 = FSCM has	as not detecte	ed clock failur	е						
	Setting this b	oit will cause	a a CF NMI e	vent.						
bit 16	WDTS: Wate	chdog Timer ⁻	Time-out in SI	eep Mode Fl	ag bit					
						a wake-up from	ı sleep			
	0 = WDT tim	a author pai	t occurred du	rina Sleen ma						
				ing oleep nit	ode					
	Setting this b	bit will cause			ode					
bit 15-0	NMICNT<15	bit will cause a : :0>: NMI Res	a WDT NMI. set Counter V	alue bits						
bit 15-0	NMICNT<15 These bits s	bit will cause a bi: 0>: NMI Res pecify the relo	a WDT NMI. set Counter V pad value use	alue bits d by the NMI	reset counte			(4		
bit 15-0	NMICNT<15 These bits sp 111111111	bit will cause a :0>: NMI Res pecify the rela 1111111-00	a WDT NMI. set Counter V pad value use	alue bits d by the NMI	reset counte	LK cycles befo		eset occurs ⁽¹		
bit 15-0	NMICNT<15 These bits sp 111111111	bit will cause a :0>: NMI Res pecify the rela 1111111-00	a WDT NMI. set Counter V pad value use	alue bits d by the NMI	reset counte			eset occurs ⁽¹		
bit 15-0 Note 1:	NMICNT<15 These bits s 11111111 000000000 If a Watchdo	bit will cause a control cause a contr	a WDT NMI. set Counter V bad value use 00000000000 lo delay betwo event (when	alue bits of by the NMI 00001 = Num een NMI asso	l reset counte aber of SYSC ertion and de mode) is clea	LK cycles befo	nt counter reac	hes '0', no		
	NMICNT<15 These bits s 11111111 000000000 If a Watchdo	bit will cause a control cause a contr	a WDT NMI. set Counter V bad value use 00000000000 lo delay betwo event (when	alue bits of by the NMI 00001 = Num een NMI asso	l reset counte aber of SYSC ertion and de mode) is clea	LK cycles befor vice Reset eve rred before this	nt counter reac	hes '0', no		

Note: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 6-3:

REGIS	STER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER
bit 10-	8 NOSC<2:0>: New Oscillator Selection bits
	111 = Reserved
	110 = Reserved
	101 = Internal Low-Power RC (LPRC) Oscillator
	100 = Secondary Oscillator (Sosc) 011 = Reserved
	011 = Reserved 010 = Primary Oscillator (Posc) (HS or EC)
	001 = System PLL (SPLL)
	000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV)
	On Reset, these bits are set to the value of the FNOSC<2:0> Configuration bits (DEVCFG1<2:0>
bit 7	CLKLOCK: Clock Selection Lock Enable bit
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified
bit 6-5	Unimplemented: Read as '0'
bit 4	SLPEN: Sleep Mode Enable bit
	1 = Device will enter Sleep mode when a WAIT instruction is executed
	0 = Device will enter Idle mode when a WAIT instruction is executed
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	UFRCEN: USB FRC Clock Enable bit
	1 = Enable FRC as the USB clock source
	0 = Use the Primary Oscillator or UPLL as the USB clock source
bit 1	SOSCEN: Secondary Oscillator (Sosc) Enable bit
	 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator
hit O	OSWEN: Oscillator Switch Enable bit ⁽¹⁾
bit 0	
	 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits 0 = Oscillator switch is complete

Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is '1'. When IESO = 0, the reset value is '0'.

Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

bit 10-8 PLLIDIV<2:0>: System PLL Input Clock Divider bits

- 111 = Divide by 12
- 110 = Divide by 10
- 101 =Divide by 6
- 100 = Divide by 5
- 011 = Divide by 4
- 010 = Divide by 3
- 001 = Divide by 2
- 000 = Divide by 1

The default setting is specified by the FPLLIDIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 30-3 in **30.0** "**Special Features**" for information. If the PLLICLK is set for FRC, this setting is ignored by the PLL and the divider is set to Divide-by-1.

bit 7 PLLICLK: System PLL Input Clock Source bit

1 = FRC is selected as the input to the System PLL0 = POSC is selected as the input to the System PLL

The POR default is specified by the FPLLICLK Configuration bit in the DEVCFG2 register. Refer to Register 30-3 in **30.0** "**Special Features**" for information.

- bit 6-0 Unimplemented: Read as '0'
- Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
 - 2: Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—			-	RODIV<14:8>						
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	DAMO		DAMA		/<7:0>						
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC			
	ON ⁽¹⁾	—	SIDL	OE	RSLP ⁽²⁾	—	DIVSWEN	ACTIVE ⁽¹			
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
		_		_		ROSEL	.<3:0> ⁽³⁾				
Logondi			UC - Hordwa	ra Claarad	HS = Hardw	ara Sat					
Legend:	lahla hit		HC = Hardwa								
R = Reac			W = Writable			emented bit, re					
-n = value	e at POR		'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown			
bit 31	Unimplomo	nted: Read a	c '0'								
	•		Clock Divider	hite							
DIL 30-10			rence clock div		Figure 8-1 fo	r datails) A va	lue of '0' seler	rte no divide			
bit 15	ON: Output				i igule o-i io	i uetalis). A va					
DIL 15			Module enable	d							
			Module disable								
bit 14		nted: Read a		20							
bit 13	•	neral Stop in I									
DIC 15			peration wher	the device e	nters Idle mo	de					
			ration in Idle n			40					
bit 12		-	put Enable bit								
			ven out on RE								
			t driven out or		pin						
bit 11			tor Module Ru								
			Module output								
			Module output								
bit 10		nted: Read a			·						
bit 9	-	Divider Switch									
	1 = Divider s	witch is in pro	ogress								
		witch is comp	-								
bit 8	ACTIVE: Re	ference Cloc	k Request Sta	tus bit ⁽¹⁾							
	1 = Reference	ce clock requ	est is active								
	0 = Reference										
			est is not activ	е							
bit 7-4		ce clock reque nted: Read a		e							
bit 7-4 bit 3-0	Unimpleme ROSEL<3:0	nted: Read a									
	Unimpleme	nted: Read a	s '0'								
	Unimpleme ROSEL<3:0	nted: Read a	s '0'								
	Unimpleme ROSEL<3:0 1111 = Reso	nted: Read a >: Reference erved	s '0'								
	Unimpleme ROSEL<3:0 1111 = Rese 1001 = Rese	nted: Read a >: Reference erved erved	s '0'								
	Unimpleme ROSEL<3:0 1111 = Rese 1001 = Rese 1000 = REF	nted: Read a >: Reference erved erved CLKI	s '0' Clock Source								
	Unimpleme ROSEL<3:0 1111 = Rese 1001 = Rese 1000 = REF	nted: Read a >: Reference erved erved CLKI cem PLL outp	s '0' Clock Source								
	Unimpleme ROSEL<3:0 1111 = Rese 1001 = Rese 1000 = REF 0111 = Syst 0110 = USB 0101 = Sost	nted: Read a >: Reference erved CLKI cem PLL output C	s '0' Clock Source								
	Unimpleme ROSEL<3:0 1111 = Rese 1001 = Rese 1000 = REF 0111 = Syst 0110 = USB 0101 = SOS 0100 = LPR	nted: Read a >: Reference erved CLKI cem PLL output c PLL output c	s '0' Clock Source								
	Unimplement ROSEL<3:0 1111 = Reserved 1001 = Reserved 1000 = REF 0111 = Syst 0110 = USB 0101 = SOS 0100 = LPR 0011 = FRC	nted: Read a >: Reference erved CLKI cem PLL output c PLL output c	s '0' Clock Source								
	Unimpleme ROSEL<3:0 1111 = Rese 1001 = Rese 1000 = REF 0111 = Syst 0110 = USB 0101 = SOS 0100 = LPR	nted: Read a >: Reference erved CLKI cem PLL output c S PLL output c C	s '0' Clock Source								

REGISTER 8-5: REFO0CON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** Do not write to this register when the ON bit is not equal to the ACTIVE bit.
 - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				ROTRI	∕l<8:1>			
00.40	R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	ROTRIM<0>	—	—	—	—	_	—	—
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	—	—	—	_	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0				_				_

REGISTER 8-6: REFOOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

bit 22-0 Unimplemented: Read as '0'

Note 1: While the ON bit (REFO0CON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.

 Do not write to this register when the ON bit (REFO0CON<15>) is not equal to the ACTIVE bit (REFO0CON<8>).

3: Specified values in this register do not take effect if RODIV<14:0> bits (REFO0CON<30:16>) = 0.

9.1 DMA Control Registers

TABLE 9-1: DMA GLOBAL REGISTER MAP

	0								Bi	ts								6
Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
DMACON	31:16	_	_	_	_	_	_	_	_	_	—	_	—	_	_	—	_	0000
DIVIACON	15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	—	_	_	—	_		_	0000
DMACTAT	31:16	_	_	_	—	—	_	_	_	_	—	_	_	—	_		_	0000
DIVIASTAT	15:0	_	_	_	—	—	_	_	_	_	—	_	_	RDWR	DI	MACH<2:0>	(2)	0000
	31:16									D -21:05								0000
DIVIAADDR	15:0								DIVIAADL	vr<31:0>								0000
	DMACON DMASTAT	DMACON 31:16 DMASTAT 31:16 DMASTAT 31:16 15:0 DMAADDB 31:16	DMACON 31:16 — 15:0 ON DMASTAT 31:16 — 15:0 — 15:0 — DMAADDR 31:16 — 31:16	DMACON 31:16 — — 15:0 ON — — DMASTAT 31:16 — — 15:0 — — — DMAADDR 31:16 — —	DMACON 31:16 — — — 15:0 ON — — — DMASTAT 31:16 — — — 15:0 ON — — — DMASTAT 31:16 — — — DMAADDB 31:16 — — —	DMACON 31:16 — … MUSPEND MU	DMACON 31:16 — … <th…< td=""><td>DMACON 31:16 — =</td><td>DMACON 31:16 </td><td>bring bring 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 DMACON 31:16 -</td><td>DMACON 31:16 -</td><td>bring bring 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 DMACON 31:16 -</td><td>bring bring 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 DMACON 31:16 -</td><td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 DMACON 31:16 -</td><td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 DMACON 31:16 -<td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 DMACON 31:16 -</td><td>break break break<!--</td--><td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 DMACON 31:16 -</td></td></td></th…<>	DMACON 31:16 — =	DMACON 31:16	bring bring 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 DMACON 31:16 -	DMACON 31:16 -	bring bring 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 DMACON 31:16 -	bring bring 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 DMACON 31:16 -	break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 DMACON 31:16 -	break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 DMACON 31:16 - <td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 DMACON 31:16 -</td> <td>break break break<!--</td--><td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 DMACON 31:16 -</td></td>	break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 DMACON 31:16 -	break break </td <td>break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 DMACON 31:16 -</td>	break break 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 DMACON 31:16 -

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

TABLE 9-2: DMA CRC REGISTER MAP

ess		â								В	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2020	DCRCCON	31:16	_	—	BYTO	<1:0>	WBO	—	—	BITO	—	—	—	_	—	—		—	0000
3030	DCRCCON	15:0	_	_	-			PLEN<4:0>	,		CRCEN	CRCAPP	CRCTYP	—	—	C	RCCH<2:0	>	0000
2040	DCRCDATA	31:16									TA<31:0>								0000
3040	DEREDATA	15:0								DCRCDP	14<31.02								0000
3050	DCRCXOR	31:16)R<31:0>								0000
5050	DONONOR	15:0								DEREA	//<31.02								0000

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER

		•						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24			—		—	_	_	—
23:16	U-0	U-0						
23.10		—	—	—	—	_	_	—
15:8	U-0	U-0						
15.6		—	—	—	—	_	_	—
	R/W-0	R/W-0						
7:0	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE ⁽¹⁾	URSTIE ⁽²⁾ DETACHIE ⁽³⁾

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

hake Interrupt Enable bit
nabled

- 0 = STALL interrupt is disabled
- bit 6 ATTACHIE: ATTACH Interrupt Enable bit
 - 1 =ATTACH interrupt is enabled
 - 0 = ATTACH interrupt is disabled
- bit 5 RESUMEIE: RESUME Interrupt Enable bit
 - 1 = RESUME interrupt is enabled
 - 0 = RESUME interrupt is disabled
- bit 4 IDLEIE: Idle Detect Interrupt Enable bit
 - 1 = Idle interrupt is enabled
 - 0 = Idle interrupt is disabled
- bit 3 TRNIE: Token Processing Complete Interrupt Enable bit
 - 1 = TRNIF interrupt is enabled
 - 0 = TRNIF interrupt is disabled
- bit 2 SOFIE: SOF Token Interrupt Enable bit
 - 1 = SOFIF interrupt is enabled
 - 0 = SOFIF interrupt is disabled
- bit 1 UERRIE: USB Error Interrupt Enable bit⁽¹⁾
 - 1 = USB Error interrupt is enabled
 - 0 = USB Error interrupt is disabled
- bit 0 URSTIE: USB Reset Interrupt Enable bit⁽²⁾
 - 1 = URSTIF interrupt is enabled
 - 0 = URSTIF interrupt is disabled

DETACHIE: USB Detach Interrupt Enable bit⁽³⁾

- 1 = DATTCHIF interrupt is enabled
- 0 = DATTCHIF interrupt is disabled

Note 1: For an interrupt to propagate USBIF, the UERRIE (U1IE<1>) bit must be set.

- 2: Device mode.
- 3: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	-	—		—		—	—	—		
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16		_		—				—		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.6	_	—		—		—	—	—		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				BDTPTR	H<23:16>					

REGISTER 11-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRH<23:16>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 23 through 16 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

REGIOT	SISTER 11-19. OTBOTTES. OSB BOTTER DESCRIPTOR TABLE FAGE S REGISTER									
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		—	_	—	-		—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16		—	_	—			—	—		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.6		—	_	—			—	—		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				BDTPTR	J<31:24>					

REGISTER 11-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRU<31:24>:** Buffer Descriptor Table Base Address bits This 8-bit value provides address bits 31 through 24 of the Buffer Descriptor Table base address, defines the starting location of the Buffer Descriptor Table in system memory. The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications.

FIGURE 13-1: TIMER1 BLOCK DIAGRAM


The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

13.1 Additional Supported Features

- Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

Figure 13-1 illustrates a general block diagram of Timer1.



13.2 Timer1 Control Registers

TABLE 13-1: TIMER1 REGISTER MAP

ess		е		Bits									s						
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600	T1CON	31:16		-	_	_		_	_		_			_		-			0000
0600	TICON	15:0	ON	—	SIDL	TWDIS	TWIP	—	TECS	<1:0>	TGATE	_	TCKP	S<1:0>	_	TSYNC	TCS	—	0000
0610	TMR1	31:16		_	_	—	—	—	_	—	—	—	—	—	—	—	—	—	0000
0010		15:0								TMR1	<15:0>								0000
0620	PR1	31:16	Ι	_	_	_	-	_	_		_			_	-	—	-		0000
0020	FKI	15:0								PR1<	:15:0>								FFFF

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0		
31:24	WDTCLRKEY<15:8>									
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0		
23:16	WDTCLRKEY<7:0>									
45.0	R/W-0	U-0	U-0	R-y	R-y	R-y	R-y	R-y		
15:8	0N ⁽¹⁾	—	_			RUNDIV<4:0)>			
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
7:0		—					_	WDTWINEN		

REGISTER 15-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Legend:	y = Values set from Configuration bits on POR				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 WDTCLRKEY<15:0>: Watchdog Timer Clear Key bits To clear the Watchdog Timer to prevent a time-out, software must write the value 0x5743 to these bits using a single 16-bit write.

- bit 15 **ON:** Watchdog Timer Enable bit⁽¹⁾
 - 1 = The Watchdog Timer module is enabled
 - 0 = The Watchdog Timer module is disabled
- bit 14-13 Unimplemented: Read as '0'
- bit 12-8 **RUNDIV<4:0>:** Watchdog Timer Postscaler Value in Run Mode bits
- In Run mode, these bits are set to the values of the WDTPS<4:0> Configuration bits in DEVCFG1.
- bit 7-1 Unimplemented: Read as '0'
- bit 0 WDTWINEN: Watchdog Timer Window Enable bit
 - 1 = Enable windowed Watchdog Timer
 - 0 = Disable windowed Watchdog Timer
- **Note 1:** This bit only has control when FWDTEN (DEVCFG1<23>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
		_	_		_		_	_
00.40	U-0	U-0						
23:16		_	_	_	_		_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	—	_	F	ORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM	_	ASAM	SAMP ⁽²⁾	DONE ⁽³⁾

REGISTER 24-1: AD1CON1: ADC CONTROL REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** ADC Operating Mode bit⁽¹⁾
 - 1 = ADC module is operating
 - 0 = ADC module is not operating
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode

bit 12-11 Unimplemented: Read as '0'

- bit 10-8 **FORM<2:0>:** Data Output Format bits
 - 111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)

 - 101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss sssd dddd dddd)
 - 100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)
 - 011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)
 - 010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)

 - 000 =Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

- 111 = Internal counter ends sampling and starts conversion (auto convert)
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CTMU ends sampling and starts conversion
- 010 = Timer 3 period match ends sampling and starts conversion
- 001 = Active transition on INT0 pin ends sampling and starts conversion
- 000 = Clearing SAMP bit ends sampling and starts conversion
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—	—	—	—	—	—	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	
15:8		VCFG<2:0>		OFFCAL	—	CSCNA	—	—	
7.0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	BUFS	—		SMP	l<3:0>		BUFM	ALTS	

REGISTER 24-2: AD1CON2: ADC CONTROL REGISTER 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

	VREFH	VREFL
000	AVdd	AVss
001	External VREF+ pin	AVss
010	AVdd	External VREF- pin
011	External VREF+ pin	External VREF- pin
1xx	AVdd	AVss

bit 12 OFFCAL: Input Offset Calibration Mode Select bit

1 = Enable Offset Calibration mode

Positive and negative inputs of the sample and hold amplifier are connected to VREFL

0 = Disable Offset Calibration mode

The inputs to the sample and hold amplifier are controlled by AD1CHS or AD1CSSL

bit 11 **Unimplemented:** Read as '0'

- bit 10 **CSCNA:** Input Scan Select bit
 - 1 = Scan inputs

0 = Do not scan inputs

bit 9-8 **Unimplemented:** Read as '0'

- bit 7 **BUFS:** Buffer Fill Status bit
 - Only valid when BUFM = 1.

1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7

0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF

bit 6 Unimplemented: Read as '0'

bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits

- 1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence
- 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
- .

0001 = Interrupts at the completion of conversion for each 2^{nd} sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence

bit 1 BUFM: ADC Result Buffer Mode Select bit

- 1 = Buffer configured as two 8-word buffers, ADC1BUF7-ADC1BUF0, ADC1BUFF-ADCBUF8
 - 0 = Buffer configured as one 16-word buffer ADC1BUFF-ADC1BUF0

bit 0 ALTS: Alternate Input Sample Mode Select bit

- 1 = Uses Sample A input multiplexer settings for first sample, then alternates between Sample B and Sample A input multiplexer settings for all subsequent samples
- 0 = Always use Sample A input multiplexer settings

REGISTER 24-3: AD1CON3: ADC CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	_	—	—	—	—	_		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	_	—	—	—	—	_		
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	ADRC	—	_			SAMC<4:0> ⁽¹⁾				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0		
7:0				ADCS<	7:0> (2)					

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ADRC:** ADC Conversion Clock Source bit 1 = Clock derived from FRC
 - 0 = Clock derived from Peripheral Bus Clock (PBCLK)
- bit 14-13 Unimplemented: Read as '0'
- **Note 1:** This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
 - **2:** This bit is not used if the ADRC (AD1CON3<15>) bit = 1.

33.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX 28/44-pin XLP Family AC characteristics and timing parameters.

FIGURE 33-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 33-17: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Conditions		
DO50	Cosco	OSC2 pin			15		In XT and HS modes when an external crystal is used to drive OSC1
DO56	Сю	All I/O pins and OSC2		_	50	pF	EC mode
DO58	Св	SCLx, SDAx			400	pF	In I ² C mode

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 33-2: EXTERNAL CLOCK TIMING






FIGURE 33-4: POWER-ON RESET TIMING CHARACTERISTICS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.5V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$					
Param. No. Symbol		Characteristics		Min. ⁽¹⁾	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	—	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_	
			400 kHz mode	Трв * (BRG + 2)	—	μS	—	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)	—	100	ns		
IM21 TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)	_	300	ns		
IM25 TSU:DAT	Data Input	100 kHz mode	250	—	ns	—		
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode (Note 2)	100	—	ns		
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS	—	
			400 kHz mode	0	0.9	μS		
			1 MHz mode (Note 2)	0	0.3	μs		
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Трв * (BRG + 2)	—	μS	Only relevant for	
			400 kHz mode	Трв * (BRG + 2)	—	μS	Repeated Start	
		1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μs	condition		
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Трв * (BRG + 2)		μS	After this period, the	
			400 kHz mode	Трв * (BRG + 2)	—	μS	first clock pulse is generated	
		1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μS	generaled		
IM33 Tsu:stc	Tsu:sto	J:STO Stop Condition Setup Time	100 kHz mode	Трв * (BRG + 2)		μS	_	
			400 kHz mode	Трв * (BRG + 2)		μS		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs		
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	—	ns		
		Hold Time	400 kHz mode 1 MHz mode (Note 2)	ТРВ * (BRG + 2) ТРВ * (BRG + 2)		ns ns	-	


TABLE 33-33: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I^2C Baud Rate Generator.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** The typical value for this parameter is 104 ns.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX			
Contact Pitch	E	1.27 BSC					
Contact Pad Spacing	С		9.40				
Contact Pad Width (X28)	X			0.60			
Contact Pad Length (X28)	Y			2.00			
Distance Between Pads	Gx	0.67					
Distance Between Pads	G	7.40					

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A