

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx174f256bt-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	—	—	—	—	—	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	
15:8	BMXDKPBA<15:8>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
				BMXDK	PBA<7:0>				

REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDKPBA<15:10>:** DRM Kernel Program Base Address bits When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits This value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

8.2 Oscillator Control Registers

sse											Bits								_
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets ⁽¹
E000	OSCCON	31:16	—	—	—	—	—		FRCDIV<2:0	>	DRMEN	_	SLP2SPD		_	—	-	—	0020
FUUU	USCCON	15:0	_		COSC<2:0>		—		NOSC<2:0>		CLKLOCK	_	—	SLPEN	CF	UFRCEN	SOSCEN	OSWEN	xx0x
E010		31:16	—	—	—	—		—	—		—	—	_	—	—	—	_	—	0000
FUIU	USCIUN	15:0	_	_	_	_	_	_	—	_	_	_			TU	N<5:0>			00xx
F020 SPLLCON	31:16	—	—	—	—		PLLODIV<2:0>			—	—	_		— PLLMULT<2:0>		01xx			
F020	SFLLCON	15:0	_	_	_	_	_	I	PLLIDIV<2:0	>	PLLICLK	_	—	_	—	_	_	—	0x0x
E020		31:16	—	—	—	—		UP	LLODIV<2:0	> ⁽¹⁾	—	—	_	—	—	U	PLLMULT<2:0	>	01xx
F030	UPLLCON	15:0	—	—	—	—		UF	PLLIDIV<2:0	> ⁽¹⁾	—	—	_	—	—	—	—	—	0x0x
E090	REFORCON	31:16	_								RODIV<14:0)>							0000
F000	REFUCCON	15:0	ON	_	SIDL	OE	RSLP	_	DIVSWEN	ACTIVE	_	_	—	_		ROS	EL<3:0>		0000
E000		31:16					ROTRIM<8:0	>				_	—	_	—	_	_	—	0000
F090	REFOUTRIN	15:0	_	_	_	_	_	_	—	_	_	_	—	_	—	_	_	—	0000
EOAO		31:16	_	_	_	_	_	_	—	_	_	_	—	_	—	_	_	—	0000
FUAU	FBUDIV	15:0	_	_	_	_	PBDIVRDY	_	—	_	_				PBDIV<6:0)>			8801
FOCO	CLKSTAT	31:16	—	—	—	—		—	—		—	—			—	—	—	—	0000
F0C0	OLKOIAI	15:0	—	—	—	_	—	_	—	UPLLRDY	SPLLRDY	_	LPRCRDY	SOSCRDY	—	POSCRDY	SPLLRDY	FRCRDY	0000

TABLE 8-1: OSCILLATOR CONFIGURATION REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	—	—	—	—	—	—
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_	UPLLSTOP	SPLLSTOP	LPRCSTOP	FRCSTOP	SOSCSTOP	POSCSTOP

REGISTER 8-9: CLKDIAG: USER CLOCK DIAGNOSTIC CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-6 Unimplemented: Read as '0'

bit 5	UPLLSTOP: USB PLL (UPLL) Clock Stop Control Value bit
	1 = UPLL clock source is stopped
	0 = UPLL clock source runs as normal
bit 4	SPLLSTOP: System PLL (SPLL) Clock Stop Control Value bit
	1 = SPLL clock source is stopped
	0 = SPLL clock source runs as normal
bit 3	LPRCSTOP: Low-Power RC Oscillator (LPRC) Clock Stop Control Value bit
	1 = LPRC clock source is stopped
	0 = LPRC clock source runs as normal
bit 2	FRCSTOP: Fast RC Oscillator (FRC) Clock Stop Control Value bit
	1 = FRC clock source is stopped
	0 = FRC clock source runs as normal
bit 1	SOSCSTOP: Secondary Oscillator (SOSC) Clock Stop Control Value bit

1 = SOSC clock source is stopped

0 = SOSC clock source runs as normal

POSCSTOP: Primary Oscillator (Posc) Clock Stop Control Value bit bit 0

- 1 = Posc clock source is stopped
- 0 = Posc clock source runs as normal

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	
31:24	—	—	BYTC)<1:0>	WBO ⁽¹⁾	_	—	BITO	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	—	—	—	—	—	—	
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	—	—	—			PLEN<4:0>			
7:0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	CRCEN	CRCAPP ⁽¹⁾	CRCTYP	_	—	(CRCCH<2:0>	•	

REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER

Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
 - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
 - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
 - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
 - 00 = No swapping (i.e., source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit⁽¹⁾
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Denotes the length of the polynomial -1.

bit 7 CRCEN: CRC Enable bit

- 1 = CRC module is enabled and channel transfers are routed through the CRC module
- 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

Bit Rit Bit Rit Bit Rit Bit Bit Bit 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 Range U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 23:16 ____ ____ ____ ____ ____ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 15:8 R-0 R-0 U-0 U-0 R-0 R-0 U-0 R-0 7:0 ID LSTATE ___ SESVD SESEND VBUSVD ____ ____

REGISTER 11-3: U1OTGSTAT: USB OTG STATUS REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 ID: ID Pin State Indicator bit
 - 1 = No cable is attached or a "type B" cable has been inserted into the USB receptacle
 - 0 = A "type A" OTG cable has been inserted into the USB receptacle
- bit 6 Unimplemented: Read as '0'
- bit 5 LSTATE: Line State Stable Indicator bit
 - 1 = USB line state (SE0 (U1CON<6>) bit and JSTATE (U1CON<7>)) bit has been stable for previous 1 ms 0 = USB line state (SE0 and JSTATE) has not been stable for previous 1 ms

bit 4 Unimplemented: Read as '0'

- bit 3 SESVD: Session Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A or B device
 - 0 = VBUS voltage is below Session Valid on the A or B device

bit 2 SESEND: B-Device Session End Indicator bit

- 1 = VBUS voltage is below Session Valid on the B device
- 0 = VBUS voltage is above Session Valid on the B device

bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVD: A-Device VBUS Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A device
 - 0 = VBUS voltage is below Session Valid on the A device

REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—		—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—		—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—		—	—	—	—
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	STALLIE	STALLIE ATTACHIE R	RESUMEIE		TRNIE	SOFIE	UERRIE ⁽¹⁾	URSTIE ⁽²⁾
								DETACHIE ⁽³⁾

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

bit 7	STALLIE: STALL Handshake Interrupt Enable bit
	1 = STALL interrupt is enabled

- 0 = STALL interrupt is disabled
- bit 6 ATTACHIE: ATTACH Interrupt Enable bit
 - 1 =ATTACH interrupt is enabled
 - 0 = ATTACH interrupt is disabled
- bit 5 RESUMEIE: RESUME Interrupt Enable bit
 - 1 = RESUME interrupt is enabled
 - 0 = RESUME interrupt is disabled
- bit 4 IDLEIE: Idle Detect Interrupt Enable bit
 - 1 = Idle interrupt is enabled
 - 0 = Idle interrupt is disabled
- bit 3 TRNIE: Token Processing Complete Interrupt Enable bit
 - 1 = TRNIF interrupt is enabled
 - 0 = TRNIF interrupt is disabled
- bit 2 SOFIE: SOF Token Interrupt Enable bit
 - 1 = SOFIF interrupt is enabled
 - 0 = SOFIF interrupt is disabled
- bit 1 UERRIE: USB Error Interrupt Enable bit⁽¹⁾
 - 1 = USB Error interrupt is enabled
 - 0 = USB Error interrupt is disabled
- bit 0 URSTIE: USB Reset Interrupt Enable bit⁽²⁾
 - 1 = URSTIF interrupt is enabled
 - 0 = URSTIF interrupt is disabled

DETACHIE: USB Detach Interrupt Enable bit⁽³⁾

- 1 = DATTCHIF interrupt is enabled
- 0 = DATTCHIF interrupt is disabled

Note 1: For an interrupt to propagate USBIF, the UERRIE (U1IE<1>) bit must be set.

- 2: Device mode.
- 3: Host mode.

REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 **PPBRST:** Ping-Pong Buffers Reset bit
 - 1 = Reset all Even/Odd buffer pointers to the EVEN Buffer Descriptor banks
 - 0 = Even/Odd buffer pointers are not Reset
- bit 0 USBEN: USB Module Enable bit⁽⁴⁾
 - 1 = USB module and supporting circuitry is enabled
 - 0 = USB module and supporting circuitry is disabled

SOFEN: SOF Enable bit⁽⁵⁾

- 1 = SOF token is sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a Low-Speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	—	—	—	—	—	—	—	—				
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	—	—	—	—	—	—	—	—				
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15:8	—	—	—	—	—	—	—	—				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7.0	LSPDEN		DEVADDR<6:0>									

REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low-Speed Enable Indicator bit

1 = Next token command to be executed at Low-Speed

0 = Next token command to be executed at Full-Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

	_		-	_				
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—		—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	—	—	—	—		—
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0				FRML	<7:0>			

REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 FRML<7:0>: The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

TABLE 12-6: PERIPHERAL PIN SELECT INPUT REGISTER MAP

ss										В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5404	IN TAB	31:16		_	—	_	_	—	—	—	-	-	—	—		—	—		0000
FA04	INT1R	15:0	_	_	_	—	—	—	—	_	_	_	—	_		INT1F	R<3:0>		0000
		31:16		_	—	—	_	_	_	_			_	—		—	—	_	0000
FAU8	INTZR	15:0		—	—	—	—	_	_	_			_	_		INT2F	R<3:0>		0000
EAOC		31:16	_	—	_	—	—	—	—	—	—	_	—	—	_	—	_	_	0000
FAUC	INTSK	15:0	_	—	_	—	—	—	—	—	—	_	—	—		INT3F	R<3:0>		0000
EA10		31:16	_	_	—			_		_	_	_		_	_	—	—	_	0000
1710		15:0	—	—	—	—	—	—	—	—	—	—	—	—		INT4F	R<3:0>		0000
F418	T2CKR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1710	120101	15:0	—	—	—	—	—	—	—	—	—	—	—	—		T2CKI	R<3:0>		0000
FA1C	T3CKR	31:16	_	—	—	—	—	—	—	—	_	_	—	—	_	—	—	—	0000
17/10	TOORIN	15:0	_	—	—	—	—	—	—	—	_	_	_	—	T3CKR<3:0>			0000	
FA20	T4CKR	31:16	_	—	—	—	—	—	—	—	_	_	_	—	—	—	—	—	0000
17.20	140101	15:0	_	—	—	—	—	—	—	—	_	_	_	—		T4CK	R<3:0>		0000
FA24	T5CKR	31:16	_	—	—	—	_	—	—	—	_	_	_	—	—	—	—	—	0000
17124	TOORIN	15:0	_	—	—	—	_	—	—	—	_	_	_	—		T5CKI	R<3:0>		0000
FA28	IC1R	31:16	_	—	—	—		—	—	—	—	_	_		—	—	_	—	0000
17.20	юш	15:0	_	—	—	—		—	—	—	—	_	_			IC1R	<3:0>		0000
FA2C	IC2R	31:16		—				_		—	—				—			—	0000
17120	10211	15:0		—				_		—	—					IC2R	<3:0>		0000
FA30	IC3R	31:16		—				_		—	—				—			—	0000
		15:0		_				_		_	_					IC3R	<3:0>		0000
FA34	IC4R	31:16	—	—	—			—		—	—	_		—	—	—	—	—	0000
		15:0	—	—	—			—		—	—	_		—		IC4R	<3:0>		0000
FA38	IC5R	31:16		_				_		_	_				—	—	—	_	0000
		15:0		_				_		_	_					IC5R	<3:0>		0000
FA48	OCFAR	31:16		_				_		_	_				—	—	—	_	0000
		15:0	—	—	-	_	—	—	—	—	—	—	—	—		OCFA	R<3:0>		0000
FA4C	OCFBR	31:16	—	—	-	_	—	—	—	—	—	—	—	—	—	—	—	_	0000
	50.2.0	15:0	_	—	-	-	_	—	-	—	_	_	-	—		OCFB	R<3:0>		0000
FA50	U1RXR	31:16	_	—	-	-	-	—	-	—	_	_	-	_	_	—	—	_	0000
17.00	0.110/11	15:0	—	—	—	-	-	—	-	—	—	—	—	—		U1RX	R<3:0>		0000

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	—	—	—	—	—	—	—	_				
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	—	—	—	—	—	—	—	—				
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
15:8	—	PTEN14	_	_	_	PTEN<10:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				PTEN	<7:0>							

REGISTER 22-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

- bit 15-14 **PTEN14:** PMCS1 Address Port Enable bits
 - 1 = PMA14 functions as either PMA14 or PMCS1⁽¹⁾
 - 0 = PMA14 functions as port I/O
- bit 13-11 Unimplemented: Read as '0'
- bit 10-2 PTEN<10:2>: PMP Address Port Enable bits
 - 1 = PMA<10:2> function as PMP address lines
 - 0 = PMA<10:2> function as port I/O

bit 1-0 PTEN<1:0>: PMALH/PMALL Address Port Enable bits

- 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL⁽²⁾
- 0 = PMA1 and PMA0 pads functions as port I/O
- Note 1: The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.
 - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24		—	_	—	_	—	—	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	_	—	_	—	—	—					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8		RDATAIN<15:8>											
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	RDATAIN<7:0>												

REGISTER 22-8: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

Legend:

bit 15-0 RDATAIN<15:0>: Port Read Input Data bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register is used for reads instead of PMRDIN.

TABLE 24-1: ADC REGISTER MAP (CONTINUED)

ess		đ								Bi	ts								s
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
9120	ADC1BUEB	31:16							ADC Res	ult Word B	(ADC1BUE	B<31.0>)							0000
5120	ABOIDOI D	15:0																	
0120		31:16																	
9130	ADGIBOIC	15:0							ADC Nes		(ADC IDOI	0<31.02)							0000
0140		31:16										D-21:0-)							0000
9140	ADC IBOI D	15:0							ADC Nes		(ADC ID01	D<31.02)							0000
0150		31:16										E-21:0-)							0000
3130	ADO IDOI L	15:0	ADO Result Word E (ADO IDOI E<31.07)																
9160		31:16	$\Delta DC \operatorname{Result} \operatorname{Word} E (\Delta DC1 B FE_{231} \circ D_{23}) $										0000						
9100	ADGIBUFF	15:0									0000								

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for details.

29.3.4 DEEP SLEEP MODE

Deep Sleep mode brings the device into its lowest power consumption state without requiring the use of external switches to remove power from the device.

• Deep Sleep

In this mode, the CPU, RAM and most peripherals are powered down. Power is maintained to the DSGPR0 register and one or more of the RTCC, DSWDT and DSGPR1 through DSGPR32 registers.

Which of these peripherals is active depends on the state of the following register bits when Deep Sleep mode is entered:

• RTCDIS (DSCON<12>)

This bit must be set to disable the RTCC in Deep Sleep mode (see Register 29-1).

DSWDTEN (DEVCFG2<30>)

This Configuration bit must be set to enable the DSWDT register in Deep Sleep mode (see Register 30-3)

• DSGPREN (DSCON<13>)

This bit must be set to enable the DSGPR1 through DSGPR32 registers in Deep Sleep mode (see Register 29-1).

Note: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, the Deep Sleep Control registers must be written twice.

In addition to the conditionally enabled peripherals described above, the MCLR filter and INT0 pin are enabled in Deep Sleep mode.

29.3.5 VBAT MODE

VBAT mode is similar to Deep Sleep mode, except that the device is powered from the VBAT pin. VBAT mode is controlled strictly by hardware, without any software intervention. VBAT mode is initiated when VDD falls VPOR (refer the 33.0 "Electrical below to Characteristics" for definitions of VDD and VPOR). An external power source must be connected to the VBAT pin before power is removed from VDD to enter VBAT mode. VBAT is the lowest battery-powered mode that can maintain an RTCC. Wake-up from VBAT mode can only occur when VDD is reapplied. The wake-up will appear to be a POR to the rest of the device.

In VBAT mode, the Deep Sleep Watchdog Timer is disabled. The RTCC and DSGPR1 through DSGPR32 registers may be enabled or disabled depending on the state of the RTCDIS bit (DSCON<12>) and the DSGPREN bit (DSCON<13>), respectively. Deep Sleep Persistent General Purpose Register 0 (DSGPR0) is always enabled in VBAT mode.

29.3.6 XLP POWER-SAVING MODES

Figure 29-1 shows a block diagram of the system domain for XLP devices and the related power-saving features. The various blocks are controlled by the following Configuration bit settings and SFRs:

- DSBOREN (DEVCFG2<20>)
- DSEN (DSCON<15>)
- DSGPREN (DSCON<13>)
- DSWDTEN (DEVCFG2<30>)
- DSWDTOSC (DEVCFG2<29>)
- RELEASE (DSCON<0>)
- RTCCLKSEL (RTCCON <9:8>)
- RTCDIS (DSCON<12>)
- SLPEN (OSCCON<4>)
- VREGS (PWRCON<0>)

30.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Configuration" Section 32. Section (DS60001124) and 33. "Programming and **Diagnostics**" (DS60001129), which are available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/44-pin XLP Family devices include the following features intended to maximize application flexibility, reliability and minimize cost through elimination of external components.

- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])

30.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- CFGCON: Configuration Control Register

In addition, the DEVID register (Register 30-6) provides device and revision information.

TABLE 33-8: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		Standard O (unless oth Operating te	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No.	Typical ⁽²⁾	Max.	Units	Units Conditions							
Idle Current (IIDLE): Core Off, Clock on Base Current (Notes 1, 4)											
DC30a	0.6	—	mA		4 MHz (Note 3)						
DC31a	1.5	—	mA		10 MHz						
DC32a	4.5	—	mA		30 MHz (Note 3)						
DC33a	7.5	—	mA		50 MHz (Note 3)						
DC34a	10.5	—	mA		72 MHz						
DC37a	100	—	μA	-40°C LPRC (31 kHz							
DC37b	250	_	μA	+25°C 3.3V (Note 3							
DC37c	380	—	μA	+85°C							

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** This parameter is characterized, but not tested in manufacturing.
- 4: IIDLE electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

FIGURE 33-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 33-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	Standard Operating Conditions: 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp							
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
OC10	TCCF	OCx Output Fall Time	—	—	—	ns	See parameter DO32			
OC11	TccR	OCx Output Rise Time	—	—	_	ns	See parameter DO31			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 33-9: OCx/PWM MODULE TIMING CHARACTERISTICS



TABLE 33-28: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param No.	Symbol	Characteristics ⁽¹⁾	Min	Typical ⁽²⁾	Max	Units	Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns		
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions	
Clock Parameters								
AD50	TAD	ADC Clock Period ⁽²⁾	65	_	—	ns	See Table 33-36	
Conversion Rate								
AD55	TCONV	Conversion Time	—	12 Tad	—	_	—	
AD56 FCNV	Throughput Rate	—		1000	ksps	AVDD = 3.0V to 3.6V		
		(Sampling Speed)	_		400	ksps	AVDD = 2.0V to 3.6V	
AD57	TSAMP	Sample Time	1 Tad		—	—	TSAMP must be \geq 132 ns	
Timing	Timing Parameters							
AD60	TPCS	Conversion Start from Sample Trigger ⁽³⁾	—	1.0 Tad	—	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected	
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD		1.5 TAD	_	—	
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾	—	0.5 Tad	—	_	—	
AD63	TDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽³⁾			2	μS	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: Characterized by design but not tested.

4: The ADC module is functional at VBORMIN < VDD < 2.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	е	1.27 BSC			
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

NOTES: