



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| etails | |
|---------------------------|---|
| roduct Status | Active |
| ore Processor | MIPS32® M4K™ |
| ore Size | 32-Bit Single-Core |
| peed | 72MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART |
| eripherals | Brown-out Detect/Reset, DMA, HLVD, I2S, POR, PWM, WDT |
| lumber of I/O | 21 |
| rogram Memory Size | 256KB (256K x 8) |
| rogram Memory Type | FLASH |
| EPROM Size | - |
| AM Size | 64K x 8 |
| oltage - Supply (Vcc/Vdd) | 2.5V ~ 3.6V |
| ata Converters | A/D 10x10b |
| scillator Type | Internal |
| perating Temperature | -40°C ~ 105°C (TA) |
| lounting Type | Surface Mount |
| ackage / Case | 28-SOIC (0.295", 7.50mm Width) |
| upplier Device Package | 28-SOIC |
| urchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx174f256bt-v-so |

TABLE 7: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES WITH VBAT

28-PIN QFN (TOP VIEW)(1,2,3.4)

PIC32MX155F128D PIC32MX175F256D

28

1

| Pin# | Full Pin Name |
|------|---|
| 1 | PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0 |
| 2 | PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/RB1 |
| 3 | AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2 |
| 4 | AN5/C1INA/C2INC/RTCC/RPB3/SCL2/CTPLS/RB3 |
| 5 | Vss |
| 6 | OSC1/CLKI/RPA2/RA2 |
| 7 | OSC2/CLKO/RPA3/PMA0/RA3 |
| 8 | SOSCI/RPB4/RB4 ⁽⁵⁾ |
| 9 | SOSCO/RPA4/T1CK/CTED9/RA4 |
| 10 | VDD |
| 11 | PGED3/RPB5/ASDA2/PMD7/RB5 |
| 12 | PGEC3/RPB6/ASCL2/PMD6/RB6 |
| 13 | TDI/RPB7/CTED3/PMD5/INT0/RB7 |
| 14 | TCK/RPB8/SCL1/CTED10/PMD4/RB8 |

| Pin# | Full Pin Name |
|------|--|
| 15 | TDO/RPB9/SDA1/CTED4/PMD3/RB9 |
| 16 | Vss |
| 17 | VCAP |
| 18 | PGED1/RPB10/CTED11/PMD2/RB10 |
| 19 | PGEC1/TMS/RPB11/PMD1/RB11 |
| 20 | AN12/PMD0/RB12 |
| 21 | VBAT |
| 22 | CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14 |
| 23 | AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15 |
| 24 | AVss |
| 25 | AVDD |
| 26 | MCLR |
| 27 | VREF+/AN0/C3INC/RPA0ASDA1//CTED1/PMA1/RA0 |
| 28 | VREF-/AN1/RPA1/ASCL1/CTED2/PMRD/RA1 |

Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions
- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: Shaded pins are 5V tolerant.
- 5: This is an input-only pin.

7.0 INTERRUPT CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8. "Interrupt Controller"** (DS60001108), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/44-pin XLP Family devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX1XX/2XX 28/44-pin XLP Family interrupt module includes the following features:

- Up to 64 interrupt sources
- · Up to 44 interrupt vectors
- · Single and multi-vector mode operations
- · Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Software can generate any interrupt
- User-configurable Interrupt Vector Table (IVT) location
- · User-configurable interrupt vector spacing

Note: The dedicated shadow register set is not present on PIC32MX1XX/2XX 28/44-pin XLP Family devices.

A simplified block diagram of the Interrupt Controller module is illustrated in Figure 7-1.

FIGURE 7-1: INTERRUPT CONTROLLER MODULE BLOCK DIAGRAM




TABLE 7-2: INTERRUPT REGISTER MAP (CONTINUED)

| ess | _ | ø | | | | | | | | Bits | | | | | | | | | |
|----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------------|-------|-------------|-----------|------|------|------|-------------------------|-------------|----------------|-------------|--------|---------------|
| Virtual Addres (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 1100 | IPC7 | 31:16 | _ | _ | _ | | SPI1IP<2:0> | | SPI1IS | i<1:0> | | | US | SBIP<2:0> ⁽² | 2) | USBIS<1:0>(2) | | 0000 | |
| 1100 | IPC/ | 15:0 | - | _ | _ | (| CMP3IP<2:0> | • | CMP3IS | S<1:0> | _ | _ | _ | CI | CMP2IP<2:0> | | CMP2IS<1:0> | | 0000 |
| 1110 | IPC8 | 31:16 | _ | _ | _ | | PMPIP<2:0> | | PMPIS | <1:0> | _ | _ | _ | (| CNIP<2:0> | | CNIS | <1:0> | 0000 |
| 1110 | IPC8 | 15:0 | - | _ | _ | | I2C1IP<2:0> | | I2C1IS | <1:0> | _ | _ | _ | | U1IP<2:0> | P<2:0> U1IS | | <1:0> | 0000 |
| 1120 | IPC9 | 31:16 | - | _ | _ | (| CTMUIP<2:0 | > | CTMUIS<1:0> | | _ | _ | _ | I2C2IP<2:0> | | 2:0> I2C2IS<1: | | S<1:0> | 0000 |
| 1120 | IFC9 | 15:0 | _ | _ | _ | | U2IP<2:0> | | U2IS< | U2IS<1:0> | | _ | _ | SPI2IP<2:0> | | | SPI2IS | S<1:0> | 0000 |
| 1120 | IPC10 | 31:16 | _ | _ | _ | 1 | DMA3IP<2:0> | | DMA3IS<1:0> | | _ | _ | _ | DMA2IP<2:0> | | DMA2I | S<1:0> | 0000 | |
| 1130 | IPC10 | 15:0 | - | | _ | I | DMA1IP<2:0> | | DMA1IS | S<1:0> | _ | _ | _ | DI | MA0IP<2:0: | > | DMA0I | S<1:0> | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

2: These bits are not available on PIC32MX1XX devices.

3: This register does not have associated CLR, SET, INV registers.

9.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31. "Direct Memory Access (DMA) Controller"** (DS60001117), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).


The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32, such as Peripheral Bus devices: SPI, UART, PMP, etc., or memory itself. Figure 9-1 show a block diagram of the DMA Controller module.

The DMA Controller module has the following key features:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination

- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt)
 DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable





| TABLE 9-3 : | DMA CHANNELS 0-3 REGISTER MAP (| (CONTINUED) |
|--------------------|---------------------------------|-------------|
| | | |

| 131-0 131-0 | SS | | | | | | | | | | Bi | ts | | | | | | | | |
|--|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|--------|-------|------|--------|----------------------|--------|--------|----------|--------|----------|---------|--------|------------|
| STOP DCHISSIZ 15:0 | Virtual Address (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 150 | 2170 | DCH18817 | 31:16 | _ | | _ | | | | _ | _ | _ | | | _ | _ | _ | | _ | 0000 |
| State Chiloral State Sta | 3170 | DCHTSSIZ | 15:0 | | | | | | | | CHSSIZ | '<15:0> | | | | | | | 1 | 0000 |
| 150 CHISPTR 150 CHISPT | 3180 | DCH1DSI7 | 31:16 | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 3190 DCH1SPT 15:0 | 0100 | DOITIDOIZ | 15:0 | | | | | | | | CHDSIZ | 2 <15:0> | | | | | | | | 0000 |
| 150 CHSPTR-15:05 CHSPTR-15:05 0000 | 3190 | DCH1SPTR | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 150 | 0100 | | | | | | | | | | | | | 0000 | | | | | | |
| 150 | 31A0 | DCH1DPTR | | _ | _ | _ | _ | _ | _ | _ | | | _ | _ | _ | | _ | _ | _ | |
| 15:0 | | | _ | | | | | | | | CHDPTI | R<15:0> | | | | | | | 1 | _ |
| 3100 DCH1CPTR 3116 | 31B0 | DCH1CSIZ | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | |
| OCH OCH 15.0 OCH OCH 15.0 OCH OC | | | | | | | | | | | CHCSIZ | Z<15:0> | | | | | | | 1 | - |
| 3110 0 | 31C0 | DCH1CPTR | | _ | _ | _ | _ | _ | | _ | | | _ | _ | _ | | _ | _ | _ | _ |
| 15:0 | | | - | | | | | | | | | | | | | | | | | _ |
| 31E0 DCH2CON 31:16 | 31D0 | DCH1DAT | _ | | | | | | | | | _ | _ | _ | | | _ | _ | _ | |
| Signature Sign | | | | | | | | | _ | | | | | | CHPDA | | | | | _ |
| 31F0 DCH2ECON | 31E0 | DCH2CON | | | | | | | | | | | | | - CLIAEN | | - CHEDET | — — | - | |
| Single DCH2ECON | | | | | | | | | | | | CHEN | CHAED | CHCHN | | | CHEDET | CHPR | 1<1:0> | - |
| October Octo | 31F0 | DCH2ECON | | _ | | _ | | | | _ | _ | CEODOE | CARORT | DATEN | | | | | | _ |
| DCH2INT | | | | | | | СПЗІК | Q<1:0> | | | | | | | | | | | CHEDIE | + |
| 3210 DCH2SSA 31:16 | 3200 | DCH2INT | | | | | | _ | | _ | | | | | | | | | | |
| Second S | | | | | | | | | | _ | | CHODII | CHOHII | CHDDII | CHDHIII | CHBCII | Criccii | CITIAII | CHEKII | - |
| 3210 DCH2DSA 31:16 | 3210 | DCH2SSA | | | | | | | | | CHSSA | <31:0> | | | | | | | | |
| 3220 DCH2DSA 15:0 CHDSA<31:0> 0000 | | | | | | | | | | | | | | | | | | | | |
| 3230 DCH2SSIZ | 3220 | DCH2DSA | | | | | | | | | CHDSA | <31:0> | | | | | | | | |
| 3230 DCH2SSIZ | | | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ |
| 3240 DCH2DSIZ 31:16 | 3230 | DCH2SSIZ | | | | | | | | | CHSSIZ | '<15:0> | | | | | | | | _ |
| 3240 DCH2DSIZ 15:0 CHDSIZ<15:0> 0000 3250 DCH2SPTR 31:16 | | | | _ | _ | _ | _ | _ | _ | _ | | | _ | _ | _ | | _ | _ | _ | _ |
| 3250 DCH2SPTR 31:16 0000 3260 DCH2DPTR 31:16 0000 15:0 | 3240 | DCH2DSIZ | | | | | | | | | CHDSIZ | ' <15:0> | | | | | | | | - |
| 3250 DCH2SPTR 15:0 CHSPTR<15:0> 0000 3260 DCH2DPTR 31:16 — — — — — — — — — — — — — — — — — — — | | | | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| 3260 DCH2DPTR 31:16 0000 15:0 CHDPTR<15:0> CHDPTR<15:0> 0000 3270 DCH2CSIZ | 3250 | DCH2SPTR | | | | | | | | | CHSPT | R<15:0> | | | | | | | | - |
| 3260 DCH2DPTR 15:0 CHDPTR<15:0> 0000 3270 DCH2CSIZ 31:16 0000 | | D 01 10 D D === | | _ | _ | _ | _ | _ | _ | _ | | | _ | _ | _ | _ | _ | _ | _ | _ |
| 3270 DCH2CSIZ 31:16 0000 | 3260 | DCH2DPTR | | | | | | | | | CHDPTI | R<15:0> | | | | | | | | _ |
| 32/0 DCH2CSIZ 15:0> CHCSIZ<15:0> | 0070 | DOLIO00:2 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 0.100.2.10.05 | 3270 | DCH2CSIZ | 15:0 | | | | | | | | CHCSIZ | '<15:0> | | | | | | | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

REGISTER 9-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 31.24 | _ | _ | _ | _ | _ | _ | _ | _ | | | | | |
| 22,46 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | | | | | | |
| 45.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| 15:8 | | CHSPTR<15:8> | | | | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| 7:0 | | | | CHSPTF | R<7:0> | | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

•

•

0000000000000000 = Points to byte 1 of the source 000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 9-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 31.24 | | _ | _ | _ | - | | - | - | | | | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | _ | | | | | |
| 15.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| 15:8 | | CHDPTR<15:8> | | | | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| 7:0 | | | | CHDPTF | R<7:0> | | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

•

.

10.1 Control Registers

TABLE 10-1: PREFETCH REGISTER MAP

| ess | | - | | | | | | | | Bit | s | | | | | | | | |
|-----------------------------|-----------------------|---------------|--------------|-------|-------|-------|-------|------------|-------|---------|---------|------|-------|------------|--------|-------|-----------|--------|------------|
| Virtual Address (BF88_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| | CHECON ⁽¹⁾ | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | CHECOH | |
| 1000 | OFFICOR | 15:0 | _ | _ | _ | _ | _ | _ | DCSZ | ː<1:0> | | _ | PREFE | N<1:0> | _ | P | PFMWS<2:0 |)> | 0007 |
| 4010 | CHEACC ⁽¹⁾ | 31:16 | CHEWEN | _ | _ | - | - | _ | _ | - | _ | _ | _ | - | _ | _ | _ | _ | 0000 |
| .0.0 | | 15:0 | _ | OAA | | | | | | | | | | | | | | | |
| 4020 | CHETAG ⁽¹⁾ | | LTAGBOOT | | | | | | | | | | | | | | | | |
| .020 | | 15:0 | | | 1 | | | LTAG< | 15:4> | | | 1 | I | | LVALID | LLOCK | LTYPE | _ | xxx2 |
| 4030 | CHEMSKUJ | 31:16 | _ | | _ | | | | _ | _ | | _ | _ | _ | | _ | | _ | 0000 |
| | | 15:0 | | | | | LN | //ASK<15:5 | > | | | | | | _ | _ | _ | _ | xxxx |
| 4040 | CHEW0 | 31:16 | CHEW0<31:0> | | | | | | | | | | | | | | | | |
| | | 15:0 | | | | | | | | | | | | | | | | | XXXX |
| 4050 | CHEW1 | 31:16 | | | | | | | | CHEW1 | <31:0> | | | | | | | | XXXX |
| | | 15:0 | | | | | | | | | | | | | | | | | XXXX |
| 4060 | CHEW2 | 31:16 15:0 | | | | | | | | CHEW2 | <31:0> | | | | | | | | XXXX |
| | | 31:16 | | | | | | | | | | | | | | | | | xxxx |
| 4070 | CHEW3 | 15:0 | | | | | | | | CHEW3 | <31:0> | | | | | | | | XXXX |
| | | 31:16 | _ | | l — | _ | _ | _ | _ | | | | CH | HELRU<24:1 | 6> | | | | 0000 |
| 4080 | CHELRU | 15:0 | | | | | | | | CHELRU | <15·0> | | | | - | | | | 0000 |
| | | 31:16 | | | | | | | | OHELIKO | <10.02 | | | | | | | | xxxx |
| 4090 | CHEHIT | 15:0 | | | | | | | | CHEHIT | <31:0> | | | | | | | | XXXX |
| | | 31:16 | | | | | | | | | | | | | | | | | xxxx |
| 40A0 | CHEMIS | 15:0 | CHEMIS<31:0> | | | | | | | | | | | xxxx | | | | | |
| | | 31:16 | | | | | | | | | | | | | | | | | xxxx |
| 40C0 | CHEPFARTI | 15:0 | | | | | | | | CHEPFAE | T<31:0> | | | | | | | | xxxx |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section12.2 "CLR, SET and INV Registers" for more information.

REGISTER 10-3: CHETAG: CACHE TAG REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 31:24 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 31.24 | LTAGBOOT | _ | _ | _ | _ | _ | _ | _ | | | | | |
| 23:16 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
| 23.10 | LTAG<19:12> | | | | | | | | | | | | |
| 15:8 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
| 15.6 | LTAG<11:4> | | | | | | | | | | | | |
| 7:0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-0 | R/W-0 | R/W-1 | U-0 | | | | | |
| 7.0 | | LTAG< | <3:0> | | LVALID | LLOCK | LTYPE | _ | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 LTAGBOOT: Line TAG Address Boot bit

1 = The line is in the 0x1D000000 (physical) area of memory

0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 Unimplemented: Write '0'; ignore read

bit 23-4 LTAG<19:0>: Line TAG Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 LVALID: Line Valid bit

1 = The line is valid and is compared to the physical address for hit detection

0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 LLOCK: Line Lock bit

1 = The line is locked and will not be replaced

0 = The line is not locked and can be replaced

bit 1 LTYPE: Line Type bit

1 = The line caches instruction words

0 = The line caches data words

bit 0 Unimplemented: Write '0'; ignore read

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾
 - 1 = Token packet rejected due to CRC5 error
 - 0 = Token packet accepted **EOFEF:** EOF Error Flag bit^(3,5)
 - 1 = An EOF error condition was detected0 = No EOF error condition was detected
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check failed0 = PID check passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - 3: This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | - | _ | - | _ | - | - | _ | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | - | _ | - | _ | | - | _ | - |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 13.6 | - | _ | - | _ | | - | _ | - |
| 7.0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | LSPD | RETRYDIS | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)

1 = Direct connection to a Low-Speed device enabled

0 = Direct connection to a Low-Speed device disabled; hub required with PRE_PID

bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)

1 = Retry NAKed transactions disabled

0 = Retry NAKed transactions enabled; retry done in hardware

bit 5 Unimplemented: Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed

Otherwise, this bit is ignored.

bit 3 **EPRXEN:** Endpoint Receive Enable bit

1 = Endpoint n receive is enabled

0 = Endpoint n receive is disabled

bit 2 **EPTXEN:** Endpoint Transmit Enable bit

1 = Endpoint n transmit is enabled

0 = Endpoint n transmit is disabled

bit 1 EPSTALL: Endpoint Stall Status bit

1 = Endpoint n was stalled

0 = Endpoint n was not stalled

bit 0 EPHSHK: Endpoint Handshake Enable bit

1 = Endpoint Handshake is enabled

0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin.

Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.3.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

12.3.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX



REGISTER 24-1: AD1CON1: ADC CONTROL REGISTER 1

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|---------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------------------|---------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | | _ | _ | _ | | | _ | _ |
| 00:40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| 45.0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | ON ⁽¹⁾ — | | SIDL | _ | _ | F | FORM<2:0> | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0, HSC | R/C-0, HSC |
| 7:0 | | SSRC<2:0> | | CLRASAM | _ | ASAM | SAMP ⁽²⁾ | DONE ⁽³⁾ |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** ADC Operating Mode bit⁽¹⁾

1 = ADC module is operating

0 = ADC module is not operating

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12-11 Unimplemented: Read as '0'

bit 10-8 FORM<2:0>: Data Output Format bits

111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)

101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss sssd dddd dddd)

100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)

010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)

000 =Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

111 = Internal counter ends sampling and starts conversion (auto convert)

110 = Reserved

101 = Reserved

100 = Reserved

011 = CTMU ends sampling and starts conversion

010 = Timer 3 period match ends sampling and starts conversion

001 = Active transition on INT0 pin ends sampling and starts conversion

000 = Clearing SAMP bit ends sampling and starts conversion

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

- 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
- 3: This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 10 EDGSEQEN: Edge Sequence Enable bit
 - 1 = Edge1 must occur before Edge2 can occur
 - 0 = No edge sequence is needed
- bit 9 **IDISSEN:** Analog Current Source Control bit⁽²⁾
 - 1 = Analog current source output is grounded
 - 0 = Analog current source output is not grounded
- bit 8 **CTTRIG:** Trigger Control bit
 - 1 = Trigger output is enabled
 - 0 = Trigger output is disabled
- bit 7-2 ITRIM<5:0>: Current Source Trim bits
 - 011111 = Maximum positive change from nominal current

011110

•

•

000001 = Minimum positive change from nominal current

000000 = Nominal current output specified by IRNG<1:0>

111111 = Minimum negative change from nominal current

:

•

100010

100001 = Maximum negative change from nominal current

bit 1-0 IRNG<1:0>: Current Range Select bits(3)

- 11 = 100 times base current
- 10 = 10 times base current
- 01 = Base current level
- 00 = 1000 times base current(4)
- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - Refer to the CTMU Current Source Specifications (Table 33-42) in 33.0 "Electrical Characteristics" for current values.
 - **4:** This bit setting is not available for the CTMU temperature diode.

29.0 POWER-SAVING FEATURES

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130), which is available from the Documentation > Reference Manual section of the PIC32 Microchip web site (www.microchip.com/pic32).

This section describes power-saving features for the PIC32MX1XX/2XX 28/44-pin XLP Family. The PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

29.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers
- LPRC Run mode: the CPU is clocked from the LPRC clock source
- Sosc Run mode: the CPU is clocked from the Sosc clock source

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

29.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as follows:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

29.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

29.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- · The CPU is halted
- The system clock source is typically shutdown.
 See 29.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

32.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

32.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

32.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

32.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

32.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

TABLE 33-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp | | | | | | |
|--------------------|--------|---|--|------|-------|-------|------------|--|--|
| Param. No. | Symbol | Characteristics | Min. | Тур. | Max. | Units | Conditions | | |
| Operating Voltage | | | | | | | | | |
| DC10 | VDD | Supply Voltage (Note 2) | 2.5 | _ | 3.6 | V | _ | | |
| DC12 | VDR | RAM Data Retention Voltage (Note 1) | 2.0 | _ | _ | V | _ | | |
| DC16 | VPOR | VDD Start Voltage (Note 3) to Ensure Internal Power-on Reset Signal | 1.75 | _ | 2.1 | V | _ | | |
| DC17 | SVDD | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.00005 | _ | 0.115 | V/µs | _ | | |
| DC18 | VBAT | Battery Supply Voltage | 1.94 | | 3.6 | V | _ | | |

- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 33-5 for BOR values.
 - 3: VDD voltage must remain below VPOR for a minimum of 200 µs to ensure POR.

TABLE 33-5: ELECTRICAL CHARACTERISTICS: BOR

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp | | | | | | |
|--------------------|--------|--|--|------|-------|-------|------------|--|--|
| Param. No. | Symbol | Characteristics | Min. ⁽¹⁾ | Тур. | Max. | Units | Conditions | | |
| BO10 | VBOR | BOR Event on VDD transition high-to-low (Note 2) | 2.2 | | 2.384 | V | _ | | |

- Note 1: Parameters are for design guidance only and are not tested in manufacturing.
 - 2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

TABLE 33-13: DC CHARACTERISTICS: PROGRAM MEMORY

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) | | | | | |
|--------------------|--------|--------------------------------------|---|-----------------------------|-----|--------|---|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ Max. | | Units | Conditions | |
| | | Program Flash Memory ⁽³⁾ | | | | | | |
| D130 | EР | Cell Endurance | 20,000 | _ | _ | E/W | _ | |
| D131 | VPR | VDD for Read | 2.5 | _ | 3.6 | V | _ | |
| D132 | VPEW | VDD for Erase or Write | 2.5 | _ | 3.6 | V | _ | |
| D134 | TRETD | Characteristic Retention | 10 | _ | _ | Year | Provided no other specifications are violated | |
| D135 | IDDP | Supply Current during Programming | _ | 10 | - | mA | _ | |
| | Tww | Word Write Cycle Time | _ | 471 | _ | es | See Note 4 | |
| D136 | Trw | Row Write Cycle Time | _ | 8020 | _ | Cycles | See Note 2,4 | |
| D137 | TPE | Page Erase Cycle Time | _ | 240114 | _ | ည | See Note 4 | |
| | TCE | Chip Erase Cycle Time | _ | 640304 | _ | FRC | See Note 4 | |

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
 - 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
 - **3:** Refer to the "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.
 - 4: This parameter depends on FRC accuracy (See Table 33-20) and FRC tuning values (See Register 8-2).

TABLE 33-34: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp | | | | | |
|--------------------|---------|-------------------------------|------------------------|--|----------|-------|--|--|--|
| Param. No. | Symbol | Characteristics | | Min. | Max. | Units | Conditions | | |
| IS10 | TLO:SCL | Clock Low Time | 100 kHz mode | 4.7 | _ | μS | PBCLK must operate at a minimum of 800 kHz | | |
| | | | 400 kHz mode | 1.3 | _ | μS | PBCLK must operate at a minimum of 3.2 MHz | | |
| | | | 1 MHz mode (Note 1) | 0.5 | _ | μS | _ | | |
| IS11 | THI:SCL | Clock High Time | 100 kHz mode | 4.0 | _ | μS | PBCLK must operate at a minimum of 800 kHz | | |
| | | | 400 kHz mode | 0.6 | _ | μS | PBCLK must operate at a minimum of 3.2 MHz | | |
| | | | 1 MHz mode (Note 1) | 0.5 | _ | μS | _ | | |
| IS20 | TF:SCL | SDAx and SCLx Fall Time | 100 kHz mode | | 300 | ns | CB is specified to be from 10 to 400 pF | | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | | | |
| | | | 1 MHz mode (Note 1) | _ | 100 | ns | | | |
| IS21 | TR:SCL | SDAx and SCLx Rise Time | 100 kHz mode | _ | 1000 | ns | CB is specified to be from | | |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | 10 to 400 pF | | |
| | | | 1 MHz mode (Note 1) | _ | 300 | ns | | | |
| IS25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | _ | ns | _ | | |
| | | | 400 kHz mode | 100 | | ns | | | |
| | | | 1 MHz mode (Note 1) | 100 | _ | ns | | | |
| IS26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | | ns | _ | | |
| | | | 400 kHz mode | 0 | 0.9 | μS | | | |
| | | | 1 MHz mode (Note 1) | 0 | 0.3 | μS | | | |
| IS30 | Tsu:sta | Start Condition Setup Time | 100 kHz mode | 4700 | | ns | Only relevant for Repeated | | |
| | | | 400 kHz mode | 600 | | ns | Start condition | | |
| | | | 1 MHz mode (Note 1) | 250 | _ | ns | | | |
| IS31 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4000 | _ | ns | After this period, the first | | |
| | | | 400 kHz mode | 600 | | ns | clock pulse is generated | | |
| | | | 1 MHz mode (Note 1) | 250 | _ | ns | | | |
| IS33 | Tsu:sto | Stop Condition | 100 kHz mode | 4000 | _ | ns | | | |
| | | Setup Time | 400 kHz mode | 600 | _ | ns | | | |
| | | | 1 MHz mode (Note 1) | 600 | 600 — ns | | | | |

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 33-37: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp | | | | | | | |
|--------------------|----------|--|--|------------------------|---------|-------|---|--|--|--|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions | | | |
| Clock Parameters | | | | | | | | | | |
| AD50 | TAD | ADC Clock Period ⁽²⁾ | 65 | _ | _ | ns | See Table 33-36 | | | |
| Conversion Rate | | | | | | | | | | |
| AD55 | TCONV | Conversion Time | _ | 12 TAD | _ | _ | _ | | | |
| AD56 | FCNV | Throughput Rate (Sampling Speed) | _ | _ | 1000 | ksps | AVDD = 3.0V to 3.6V | | | |
| | | | _ | _ | 400 | ksps | AVDD = 2.0V to 3.6V | | | |
| AD57 | TSAMP | Sample Time | 1 TAD | _ | _ | _ | TSAMP must be ≥ 132 ns | | | |
| Timing | Paramete | rs | | | | | | | | |
| AD60 | TPCS | Conversion Start from Sample Trigger ⁽³⁾ | _ | 1.0 TAD | _ | _ | Auto-Convert Trigger (SSRC<2:0> = 111) not selected | | | |
| AD61 | TPSS | Sample Start from Setting Sample (SAMP) bit | 0.5 TAD | _ | 1.5 TAD | _ | _ | | | |
| AD62 | TCSS | Conversion Completion to Sample Start $(ASAM = 1)^{(3)}$ | _ | 0.5 TAD | _ | _ | _ | | | |
| AD63 | TDPU | Time to Stabilize Analog Stage from ADC Off to ADC On ⁽³⁾ | _ | _ | 2 | μS | _ | | | |

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

^{3:} Characterized by design but not tested.

^{4:} The ADC module is functional at VBORMIN < VDD < 2.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0583-2