

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx174f256dt-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pi	in Number ⁽	[1]				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
				Ou	tput Comp	are	
OC1	PPS	PPS	PPS	0	_	Output Compare Output 1-5	
OC2	PPS	PPS	PPS	0	—		
OC3	PPS	PPS	PPS	0	—		
OC4	PPS	PPS	PPS	0	—		
OC5	PPS	PPS	PPS	0	—		
OCFA	PPS	PPS	PPS	I	ST	Output Compare Fault A Input	
OCFB	PPS	PPS	PPS	I	ST	Output Compare Fault B Input	
Legend:	gend: CMOS = CMOS compatible input of ST = Schmitt Trigger input with CM TTL = TTL input buffer			or outpu NOS lev	it els	Analog = Analog input $P = Power$ $O = Output$ $I = Input$ $PPS = Peripheral Pin Select$ $ = N/A$	

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-5: EXTERNAL INTERRUPTS PINOUT I/O DESCRIPTIONS

	P	in Number	(1)		Buffer Type				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type		Description			
				Exte	ernal Interr	upts			
INT0	13	16	43	Ι	ST	External Interrupt 0-4			
INT1	PPS	PPS	PPS	I	ST				
INT2	PPS	PPS	PPS	I	ST				
INT3	PPS	PPS	PPS	I	ST				
INT4	PPS	PPS	PPS	I	ST				
Legend:	CMOS = CM	MOS compa	atible input	or outpu	it	Analog = Analog input	P = Power		
ST = Schmitt Trigger input with CMOS levels						O = Output	l = Input		
	TTL = TTL i	input buffer			PPS = Peripheral Pin Select - = N/A				
Note 1:	Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.								

	Pi	in Number	(1)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
					PORTC		
RC0	—		25	I/O	ST	PORTC is a bidirectional I/O port	
RC1	_	_	26	I/O	ST		
RC2	—	_	27	I/O	ST		
RC3	_	_	36	I/O	ST		
RC4	_	_	37	I/O	ST		
RC5	_	—	38	I/O	ST		
RC6	—	—	2	I/O	ST		
RC7	—	_	3	I/O	ST		
RC8	_	—	4	I/O	ST		
RC9	_	—	5	I/O	ST		
Legend:	CMOS = CM ST = Schmi TTL = TTL i	MOS compa tt Trigger in nput buffer	atible input put with CI	Analog = Analog input O = Output PPS = Peripheral Pin Select	P = Power I = Input — = N/A		

TABLE 1-6: PORTA THROUGH PORTC PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

3: This pin is not available for devices with VBAT.

4: This pin is not available for devices with USB.

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

2.8.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32_OSC2_Pin Capacitance = ~4-5 pF
- COUT = PIC32_OSC1_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

Crystal manufacturer recommended: $C1 = C2 = 15 pF$
Therefore:
$CLOAD = \{ ([CIN + C1] * [COUT + C2]) / [CIN + C1 + C2 + COUT] \} $ + estimated oscillator PCB stray capacitance
$= \{ ([5 + 15][5 + 15]) / [5 + 15 + 15 + 5] \} + 2.5 pF$
= {([20][20]) / [40] } + 2.5
= 10 + 2.5 = 12.5 pF
Rounded to the nearest standard value or 13 pF in this example fo Primary Oscillator crystals "C1" and "C2".

The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.
 - Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

2.8.1.1 Additional Microchip References

- AN588 "PICmicro[®] Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849 "Basic PICmicro® Oscillator Design"





5.1 Flash Controller Control Registers

TABLE 5-1: FLASH CONTROLLER REGISTER MAP

ess		0		Bits															
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400		31:16		-	—	—	—	_	-	—	—	—	—	—	—	—	—	-	0000
F400	NVINCON	15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	—	—	_		_		_	NVMOP<3:0>				0000
E410		31:16									(-21.0								0000
F410		15:0														0000			
E420		31:16													0000				
F420	INVIVIADUR' /	15:0		NVMADDR<31:0>												0000			
E420		31:16							0,		0000								
15:0 NVMDATA 15:0									0000										
F440		31:16										0000							
F440	INVIVIORCADDR	15:0		NVMSRCADDR<31:0>										0000					

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31.24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24				_	RODIV<14:8	>	_			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				RODIV	/<7:0>					
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC		
	ON()		SIDL	OE	RSLP ⁽²⁾	_	DIVSWEN	ACTIVE		
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_		_		ROSEL	_<3:0>(3)			
Logondy				ra Claarad	US - Hordu	voro Sot				
D - Dood	labla bit		HC = Haluwa	hit	$H_{3} = Hairmole$	are Set				
R = Read			vv = vvnable	DIL	0' = 0	loorod	au as U	nown		
-n = value					0 = Bit is c	leared	X = DILIS UNK	nown		
bit 31	Unimpleme	nted: Read a	ıs '0'							
bit 30-16	RODIV<14:0)> Reference	Clock Divider	bits						
	The value se	elects the refe	rence clock div	vider bits (see	Figure 8-1 fo	r details). A va	alue of '0' seled	cts no divider.		
bit 15	ON: Output	Enable bit ⁽¹⁾		, ,	U	,				
	1 = Reference	ce Oscillator I	Module enable	ed						
	0 = Reference	ce Oscillator I	Module disable	ed						
bit 14	Unimplemented: Read as '0'									
bit 13	SIDL: Peripheral Stop in Idle Mode bit									
	1 = Discontinue module operation when the device enters Idle mode									
	0 = Continue	e module ope	ration in Idle n	node						
bit 12	OE: Referen	ice Clock Out	tput Enable bit							
	1 = Reference	ce clock is dri	iven out on RE	FCLKOx pin						
L:1. 44	0 = Reference	CE CIOCK IS NO	t ariven out or		pin (2)					
DIT	1 – Reference	rence Oscilla	tor Module Ru	n in Sieep bit	run in Sloon					
	1 = Reference	ce Oscillator I	Module output	is disabled in	Sleen					
hit 10	Unimpleme	nted: Read a	inicadie odipat is '0'		loleep					
hit 9		Divider Switch	h Enable bit							
bit 0	1 = Divider s	witch is in pr	oaress							
	0 = Divider s	witch is com	plete							
bit 8	ACTIVE: Re	ference Cloc	k Request Sta	tus bit ⁽¹⁾						
	1 = Reference	ce clock requ	est is active							
	0 = Reference	ce clock requ	est is not activ	е						
bit 7-4	Unimpleme	nted: Read a	is '0'							
bit 3-0	ROSEL<3:0	>: Reference erved	Clock Source	Select bits ⁽³⁾						
	•									
	•									
	1001 = Res 1000 = REF	erved CLKI								
	0111 = Syst	em PLL outp	ut							
	0101 = SOSE									
	0100 = LPR	C								
	0011 = FRC	;								
	0010 = POS	L K								
	0000 = SYS	CLK								

REGISTER 8-5: REFO0CON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** Do not write to this register when the ON bit is not equal to the ACTIVE bit.
 - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	—	—	—	—	—	—	—	—				
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	—	—	—	—	—	—	—	—				
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15:8	—	—	—	—	—	—	—	—				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0			CHPDAT<7:0>									

REGISTER 9-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CHPDAT<7:0>: Channel Data Register bits

<u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow a "terminate on match".

All other modes: Unused.

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7.0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE

REGISTER 11-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **IDIE:** ID Interrupt Enable bit
 - 1 = ID interrupt is enabled
 - 0 = ID interrupt is disabled

bit 6 **T1MSECIE:** 1 Millisecond Timer Interrupt Enable bit

- 1 = 1 millisecond timer interrupt is enabled
- 0 = 1 millisecond timer interrupt is disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

- 1 = Line state interrupt is enabled
- 0 = Line state interrupt is disabled
- bit 4 ACTVIE: Bus Activity Interrupt Enable bit
 - 1 = Activity interrupt is enabled
 - 0 = Activity interrupt is disabled
- bit 3 SESVDIE: Session Valid Interrupt Enable bit
 - 1 = Session valid interrupt is enabled
 - 0 = Session valid interrupt is disabled
- bit 2 SESENDIE: B-Device Session End Interrupt Enable bit
 - 1 = B-Device session end interrupt is enabled
 - 0 = B-Device session end interrupt is disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIE: A-Device VBUS Valid Interrupt Enable bit
 - 1 = A-Device VBUS valid interrupt is enabled
 - 0 = A-Device VBUS valid interrupt is disabled

12.0 I/O PORTS

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS60001120), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC[®] MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate functions. These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

The following are key features of the I/O Ports module:

- · Individual output pin open-drain enable/disable
- Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET, and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.



12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin.

Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.3.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

12.3.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [*pin name*]R registers, where [*pin name*] refers to the peripheral pins listed in Table , are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table .

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX



21.1 UART Control Registers

TABLE 21-1: UART1 AND UART2 REGISTER MAP

ess		0								Bi	ts								ú
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6000			_	—	-	—	—	_	_	-	SLPEN	ACTIVE	—	-	—	CLKSE	L<1:0>	RUNOVF	0000
6000	UTMODE	15:0	ON	_	SIDL	IREN	RTSMD		UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
6010					•	MASK	<7:0>		•			•		ADDR	8<7:0>			•	0000
6010	0151A.	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020		31:16	_	—	—	_	—	—	_	_	_	—	_	_	—	_	_	_	0000
0020	UTIAREG	15:0	_	—	—	—	—	_	—	TX8				Transmit	Register				0000
6020		31:16	_		_	_	_	_	_			-			_	_	-	_	0000
0030	UIKARLO	15:0	_		—	_	-		_	RX8				Receive	Register				0000
6040		31:16	_		—	_	-	_	_			_				_	_	—	0000
0040	OIDICO	15:0							Bau	d Rate Gen	erator Pres	caler							0000
6200		31:16	—	—	_	—	—	_	—	—	SLPEN	ACTIVE	—	—	—	CLKSE	L<1:0>	RUNOVF	0000
0200	02IVIODE ···	15:0	ON	_	SIDL	IREN	RTSMD	—	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
6210	1120TA(1)	31:16				MASK	<7:0>							ADDR	R<7:0>				0000
0210	0231A	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220		31:16	—	-	—	—	_	-	—	-	-	—	—	-	—	—	—	—	0000
0220	OZTAREO	15:0	_		—	—	—	—	—	TX8				Transmit	Register	-	-	-	0000
6230	LI2RXREG	31:16	_	_	—	_	—	—	—	_	_	—	—	—	—	—	—	—	0000
0200	OLIVITEO	15:0	_	_	—	_	—	—	—	RX8				Receive	Register				0000
6240	U2BRG ⁽¹⁾	31:16	_	_	—	—	—	_	—	—	—	—	_	—	—	—	—	—	0000
0210	022.00	15:0							Bau	d Rate Gen	erator Pres	caler							0000

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

REGISTER 23-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
31:24	—	—	—	—	—	_	CAL	_<9:8>			
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	CAL<7:0>										
	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
15:8	ON ⁽¹⁾	—	SIDL	—	—	RTCCLK	(SEL<1:0>	RTC OUTSEL<1> ⁽²⁾			
	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0			
7:0	RTC OUTSEL<0> ⁽²⁾	RTC CLKON			RTC WREN ⁽³⁾	RTC SYNC	HALFSEC ⁽⁴⁾	RTCOE			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

- 0 = RTCC module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
 - 1 = Disables RTCC operation when CPU enters Idle mode
 - 0 = Continue normal operation when CPU enters Idle mode
- bit 12-11 Unimplemented: Read as '0'
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
 - **2:** Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
 - 3: The RTCWREN bit can be set only when the write sequence is enabled.
 - 4: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—		—	—	_	_	—			
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
45.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.6	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC		AMASK<3:0> ⁽²⁾				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				ARPT<7:0	_{)>} (2)					
Legend:										
R = Read	lable bit		W = Writable	e bit	U = Unimplemented bit, read as '0'					
-n = Value	e at POR		'1' = Bit is se	et	0' = Bit is cleared $x = Bit is unknown$					

REGISTER 23-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit^(1,2)
 - 1 = Alarm is enabled
 - 0 = Alarm is disabled

bit 14 CHIME: Chime Enable bit⁽²⁾

- 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
- 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽²⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

bit 12 ALRMSYNC: Alarm Sync bit

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover

bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits⁽²⁾

- 0000 = Every half-second
- 0001 = Every second
- 0010 = Every 10 seconds
- 0011 = Every minute
- 0100 = Every 10 minutes
- 0101 = Every hour
- 0110 = Once a day
- 0111 = Once a week
- 1000 =Once a month
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1010 = Reserved
- 1011 = Reserved
- 11xx = Reserved
- Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0 > = 0.0 and CHIME = 0.
 - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

Note: This register is reset only on a Power-on Reset (POR).

REGIST	ER 23-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER (CONTINUED)
bit 7-0	ARPT<7:0>: Alarm Repeat Counter Value bits ⁽²⁾
	11111111 = Alarm will trigger 256 times
	•
	•
	• 00000000 = Alarm will trigger one time The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.

- Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 0.0 and CHIME = 0.
 - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

Note: This register is reset only on a Power-on Reset (POR).

25.1 Comparator Control Registers

TABLE 25-1: COMPARATOR REGISTER MAP

ess										В	its								
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	CM1CON	31:16	-	_	—	_	—	—	—	—	_	-	—	_	—	—	—	—	0000
A000	CIVITCON	15:0	ON	COE	CPOL	_	—	—	_	COUT	EVPO	L<1:0>	—	CREF	_	-	CCH	<1:0>	00C3
A010	CM2CON	31:16	—	_	_	_	—	—	_	—	_	—	—	_	_	-	—	—	0000
AUTU	CIVIZCON	15:0	ON	COE	CPOL	_	—	—	_	COUT	EVPO	L<1:0>	—	CREF	_	-	CCH	<1:0>	00C3
A020	CM2CON	31:16		_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
A020	CIVISCON	15:0	ON	COE	CPOL	—	-	—	-	COUT	EVPO	L<1:0>	-	CREF	_	-	CCH	<1:0>	00C3
1060	CMETAT	31:16	—	_	_	_	—	—	_	—	_	—	—	_	_	-	—	—	0000
A000	CIVISTAI	15:0	_	_	SIDL	_	_	_	_	_	_	—	_	_	_	C3OUT	C2OUT	C10UT	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	EDG1MOD	EDG1POL		EDG1S	EDG2STAT	EDG1STAT		
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23.10	EDG2MOD	EDG2POL		EDG2SEL<3:0>				—
15.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	ON	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0			ITRIM	1<5:0>			IRNG	<1:0>

REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER

Legend:

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 EDG1MOD: Edge1 Edge Sampling Select bit
 - 1 = Input is edge-sensitive
 - 0 = Input is level-sensitive
- bit 30 EDG1POL: Edge 1 Polarity Select bit
 - 1 = Edge1 programmed for a positive edge response
 - 0 = Edge1 programmed for a negative edge response
- bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits
 - 1111 = C3OUT pin is selected
 - 1110 = C2OUT pin is selected
 - 1101 = C1OUT pin is selected
 - 1100 = IC3 Capture Event is selected
 - 1011 = IC2 Capture Event is selected
 - 1010 = IC1 Capture Event is selected
 - 1001 = CTED8 pin is selected
 - 1000 = CTED7 pin is selected
 - 0111 = CTED6 pin is selected
 - 0110 = CTED5 pin is selected
 - 0101 = CTED4 pin is selected
 - 0100 = CTED3 pin is selected
 - 0011 = CTED1 pin is selected
 - 0010 = CTED2 pin is selected
 - 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected
- bit 25 EDG2STAT: Edge2 Status bit

Indicates the status of Edge2 and can be written to control edge source

- 1 = Edge2 has occurred
- 0 = Edge2 has not occurred
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 33-42) in 33.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

NOTES:

33.1 DC Characteristics

TABLE 33-1: OPERATING MIPS VS. VOLTAGE

	Voo Bango	Tomp Bongo	Max. Frequency			
Characteristic	(in Volts) ⁽¹⁾	(in °C)	PIC32MX1XX/2XX 28/44-pin XLP Family			
DC5	2.5-3.6V	-40°C to +85°C	72 MHz			
DC5a	2.5-3.6V	-40°C to +105°C	72 MHz			

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 33-5 for BOR values.

TABLE 33-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Minimum	Typical	Maximum	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
V-temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD		PINT + PI/	0	W
I/O Pin Power Dissipation: $I/O = S (({VDD - VOH} \times IOH) + S (VOL \times IOL))$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θ.	JA	W

TABLE 33-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Maximum	Unit	Notes
Package Thermal Resistance, 28-pin SOIC	θJA	50	—	°C/W	1
Package Thermal Resistance, 28-pin QFN	θJA	35	—	°C/W	1
Package Thermal Resistance, 44-pin QFN	θJA	32	—	°C/W	1
Package Thermal Resistance, 44-pin TQFP	θJA	45	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

AC CHARA	CTERISTIC	S ⁽²⁾	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.5V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
ADC Speed	TAD Min.	Sampling Time Min.	Rs Max.	Vdd	ADC Channels Configuration			
1 Msps to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	ANX CHX ADC			
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.0V to 3.6V	ANX CHX ANX OF VREF-			

TABLE 33-36: 10-BIT CONVERSION RATE PARAMETERS

Note 1: External VREF- and VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

3: The ADC module is functional at VBORMIN < VDD < 2.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY



FIGURE 33-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

FIGURE 33-20: PARALLEL SLAVE PORT TIMING



28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	1.27 BSC		
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2