

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | MIPS32 <sup>®</sup> M4K <sup>™</sup>  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 72MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART                            |
| Peripherals                | Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT              |
| Number of I/O              | 34  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 64K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 3.6V   |
| Data Converters            | A/D 13x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-TQFP   |
| Supplier Device Package    | 44-TQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx174f256dt-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 1-2: OSCILLATOR PINOUT I/O DESCRIPTIONS

|          | Pi                                     | in Number <sup>(</sup>                    | 1)                          |                     |                |  |  |  |
|----------|--|---|-----------------------------|---------------------|----------------|--|--|--|
| Pin Name | 28-pin<br>QFN                          | 28-pin<br>SOIC                            | 44-pin<br>QFN/<br>TQFP      | Pin<br>Type         | Buffer<br>Type | Description  |  |  |
|          |  |   |                             |                     | Oscillators    | ·  |  |  |
| CLKI     | 6                                      | 9   | 30                          | Ι                   | ST/CMOS        | External clock source input. Always associated with OSC1 pin function.   |  |  |
| CLKO     | 7                                      | 10  | 31                          | 0                   | _              | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function. |  |  |
| OSC1     | 6                                      | 9   | 30                          | I                   | ST/CMOS        | Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.  |  |  |
| OSC2     | 7                                      | 10  | 31                          | 0                   | _              | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.   |  |  |
| SOSCI    | 8                                      | 11  | 33                          | I                   | ST/CMOS        | 32.768 kHz low-power oscillator crystal input;<br>CMOS otherwise.  |  |  |
| SOSCO    | 9                                      | 12  | 34                          | 0                   | —              | 32.768 kHz low-power oscillator crystal output.  |  |  |
| REFCLKI  | PPS                                    | PPS                                       | PPS                         | I                   | ST             | Reference Input Clock  |  |  |
| REFCLKO  | PPS                                    | PPS                                       | PPS                         | 0                   | _              | Reference Output Clock   |  |  |
| Legend:  | CMOS = CN<br>ST = Schmi<br>TTL = TTL i | MOS compa<br>tt Trigger in<br>nput buffer | atible input<br>put with CN | or outpu<br>MOS lev | it<br>els      | Analog = Analog input $P = Power$ $O = Output$ $I = Input$ $PPS = Peripheral Pin Select$ $- = N/A$ "In Diagramme" section for device pin surjich little                            |  |  |

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

|          | P                                  | in Number <sup>(</sup> | (1)                    |             |                       |                             |         |  |
|----------|------------------------------------|------------------------|------------------------|-------------|-----------------------|-----------------------------|---------|--|
| Pin Name | 28-pin<br>QFN                      | 28-pin<br>SOIC         | 44-pin<br>QFN/<br>TQFP | Pin<br>Type | Buffer<br>Type        | Description                 |         |  |
|          |                                    |                        |                        | In          | put Captu             | re                          |         |  |
| IC1      | PPS                                | PPS                    | PPS                    | I           | ST                    | Input Capture Input 1-5     |         |  |
| IC2      | PPS                                | PPS                    | PPS                    | I           | ST                    |                             |         |  |
| IC3      | PPS                                | PPS                    | PPS                    | I           | ST                    |                             |         |  |
| IC4      | PPS                                | PPS                    | PPS                    | I           | ST                    |                             |         |  |
| IC5      | PPS                                | PPS                    | PPS                    | I           | ST                    |                             |         |  |
| Legend:  | CMOS = CMOS compatible input       |                        | or outpu               | t           | Analog = Analog input | P = Power                   |         |  |
|          | ST = Schmitt Trigger input with CM |                        | MOS lev                | els         | O = Output            | I = Input                   |         |  |
|          | TTL = TTL input buffer             |                        |                        |             |                       | PPS = Peripheral Pin Select | — = N/A |  |

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

|          | Pi   | in Number      | (1)                    |                     |                |  |                                   |
|----------|--|----------------|------------------------|---------------------|----------------|--|-----------------------------------|
| Pin Name | 28-pin<br>QFN  | 28-pin<br>SOIC | 44-pin<br>QFN/<br>TQFP | Pin<br>Type         | Buffer<br>Type | Description  |                                   |
|          |  |                |                        |                     | PORTC          |  |                                   |
| RC0      | —  |                | 25                     | I/O                 | ST             | PORTC is a bidirectional I/O port                                  |                                   |
| RC1      | _  | _              | 26                     | I/O                 | ST             |  |                                   |
| RC2      | —  | _              | 27                     | I/O                 | ST             |  |                                   |
| RC3      | _  | _              | 36                     | I/O                 | ST             |  |                                   |
| RC4      | _  | _              | 37                     | I/O                 | ST             |  |                                   |
| RC5      | _  | —              | 38                     | I/O                 | ST             |  |                                   |
| RC6      | —  | —              | 2                      | I/O                 | ST             |  |                                   |
| RC7      | —  | _              | 3                      | I/O                 | ST             |  |                                   |
| RC8      | _  | —              | 4                      | I/O                 | ST             |  |                                   |
| RC9      | _  | —              | 5                      | I/O                 | ST             |  |                                   |
| Legend:  | CMOS = CMOS compatible input o<br>ST = Schmitt Trigger input with CM<br>TTL = TTL input buffer |                |                        | or outpu<br>MOS lev | it<br>els      | Analog = Analog input<br>O = Output<br>PPS = Peripheral Pin Select | P = Power<br>I = Input<br>— = N/A |

#### **TABLE 1-6:** PORTA THROUGH PORTC PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

3: This pin is not available for devices with VBAT.

4: This pin is not available for devices with USB.

### TABLE 1-11: COMPARATOR 1, COMPARATOR 2, AND COMPARATOR VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS

|  | Pi            | in Number <sup>(</sup> | (1)                    |             |  |  |  |
|--|---------------|------------------------|------------------------|-------------|--|--|--|
| Pin Name   | 28-pin<br>QFN | 28-pin<br>SOIC         | 44-pin<br>QFN/<br>TQFP | Pin<br>Type | Buffer<br>Type   | r Description                          |  |
|  |               |                        | Co                     | mparato     | or Voltage   | Reference                              |  |
| VREF-  | 28            | 3                      | 20                     | I           | Analog   | Comparator Voltage Reference (Low)     |  |
| Vref+  | 27            | 2                      | 19                     | I           | Analog   | Comparator Voltage Reference (High)    |  |
| CVREFOUT   | 22            | 25                     | 14                     | 0           | Analog   | Comparator Voltage Reference Output    |  |
|  |               |                        |                        | C           | omparator  | 1                                      |  |
| C1INA  | 4             | 7                      | 24                     | I           | Analog   | Comparator 1 Positive Input            |  |
| C1INB  | 3             | 6                      | 23                     | Ι           | Analog   | Comparator 1 Selectable Negative Input |  |
| C1INC  | 2             | 5                      | 22                     | I           | Analog   |  |  |
| C1IND  | 1             | 4                      | 21                     | I           | Analog   |  |  |
| C1OUT  | PPS           | PPS                    | PPS                    | 0           |  | Comparator 1 Output                    |  |
|  |               |                        |                        | C           | omparator  | 2                                      |  |
| C2INA  | 2             | 5                      | 22                     | I           | Analog   | Comparator 2 Positive Input            |  |
| C2INB  | 1             | 4                      | 21                     | I           | Analog   | Comparator 2 Selectable Negative Input |  |
| C2INC  | 4             | 7                      | 24                     | I           | Analog   |  |  |
| C2IND  | 3             | 6                      | 23                     | I           | Analog   |  |  |
| C2OUT  | PPS           | PPS                    | PPS                    | 0           |  | Comparator 2 Output                    |  |
|  |               |                        |                        | C           | omparator  | 3                                      |  |
| C3INA  | 23            | 26                     | 15                     | I           | Analog   | Comparator 3 Positive Input            |  |
| C3INB  | 22            | 25                     | 14                     | I           | Analog   | Comparator 3 Selectable Negative Input |  |
| C3INC  | 27            | 2                      | 19                     | I           | Analog   |  |  |
| C3IND  | 1             | 4                      | 21                     | I           | Analog   |  |  |
| C3OUT  | PPS           | PPS                    | PPS                    | 0           | _  | Comparator 3 Output                    |  |
| Legend: CMOS = CMOS compatible input o<br>ST = Schmitt Trigger input with CM<br>TTL = TTL input buffer |               |                        | or outpu<br>MOS leve   | t<br>els    | Analog = Analog input $P = Power$ $O = Output$ $I = Input$ $PPS = Peripheral Pin Select$ $- = N/A$ |  |  |

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

NOTES:

NOTES:

#### 6.0 RESETS

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7.** "**Resets**" (DS60001118), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32). The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The device Reset sources are as follows:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- VBAT Power-on Reset (VBPOR)
- Master Clear Reset pin (MCLR)
- Software Reset (SWR)
- Watchdog Timer Reset (WDTR)
- Configuration Mismatch Reset (CMR)

All device Reset will set a corresponding Status bit in the RCON register (see Register 6-1) to indicate the type of reset.

A simplified block diagram of the Reset module is illustrated in Figure 6-1.



#### FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 31:24        | IFS31             | IFS30             | IFS29             | IFS28             | IFS27             | IFS26             | IFS25            | IFS24            |
| 00.40        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 23.10        | IFS23             | IFS22             | IFS21             | IFS20             | IFS19             | IFS18             | IFS17            | IFS16            |
| 15.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 10.6         | IFS15             | IFS14             | IFS13             | IFS12             | IFS11             | IFS10             | IFS09            | IFS08            |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7.0          | IFS07             | IFS06             | IFS05             | IFS04             | IFS03             | IFS02             | IFS01            | IFS00            |

#### REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

#### Legend:

| P - Poodoblo bit  | M = Mritable bit   | II - Unimplemented bit re |                    |
|-------------------|--------------------|---------------------------|--------------------|
| R = Reduable bit  | vv = vviitable bit | O = Onimplemented bit, re | au as u            |
| -n = Value at POR | '1' = Bit is set   | '0' = Bit is cleared      | x = Bit is unknown |

#### bit 31-0 IFS31-IFS00: Interrupt Flag Status bits

- 1 = Interrupt request has occurred
- 0 = No interrupt request has occurred

**Note:** This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

#### REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 04.04        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 31.24        | IEC31             | IEC30             | IEC29             | IEC28             | IEC27             | IEC26             | IEC25            | IEC24            |
| 22.16        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 23.10        | IEC23             | IEC22             | IEC21             | IEC20             | IEC19             | IEC18             | IEC17            | IEC16            |
| 15.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 15.0         | IEC15             | IEC14             | IEC13             | IEC12             | IEC11             | IEC10             | IEC09            | IEC08            |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7.0          | IEC07             | IEC06             | IEC05             | IEC04             | IEC03             | IEC02             | IEC01            | IEC00            |

| Legend:           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ad as '0'          |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

#### bit 31-0 IEC31-IEC00: Interrupt Enable bits

1 = Interrupt is enabled

0 = Interrupt is disabled

**Note:** This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.

#### REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

bit 6 **CRCAPP:** CRC Append Mode bit<sup>(1)</sup>

- 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
- 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 **CRCTYP:** CRC Type Selection bit
  - 1 = The CRC module will calculate an IP header checksum
  - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
  - 111 = Reserved
  - 110 = Reserved
  - 101 = Reserved
  - 100 = Reserved
  - 011 = CRC is assigned to Channel 3
  - 010 = CRC is assigned to Channel 2
  - 001 = CRC is assigned to Channel 1
  - 000 = CRC is assigned to Channel 0
- **Note 1:** When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |
| 31.24        | —                 | —                 | —                 | —                 | —                 | —                 |                  | —                |  |  |
| 22.46        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |
| 23.10        | —                 | —                 | —                 | —                 | —                 | —                 | _                | —                |  |  |
| 45.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |
| 10.0         | CHSSIZ<15:8>      |                   |                   |                   |                   |                   |                  |                  |  |  |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |
| 7.0          |                   |                   |                   | CHSSIZ            | <7:0>             |                   |                  |                  |  |  |

#### REGISTER 9-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

111111111111111 = 65,535 byte source size

#### **REGISTER 9-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER**

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 21.24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |
| 31.24        | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |  |  |  |
| 00.40        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |
| 23:16        | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |  |  |  |
| 45.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 15:8         |                   | CHDSIZ<15:8>      |                   |                   |                   |                   |                  |                  |  |  |  |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 7.0          |                   |                   |                   | CHDSIZ            | <u>/</u> <7:0>    |                   |                  |                  |  |  |  |

| Legend:           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

#### Bit Rit Bit Rit Bit Rit Bit Bit Bit 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 Range U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 23:16 \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ \_\_\_\_ U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 15:8 R-0 R-0 U-0 U-0 R-0 R-0 U-0 R-0 7:0 ID LSTATE \_\_\_ SESVD SESEND VBUSVD \_\_\_\_ \_\_\_\_

#### **REGISTER 11-3: U1OTGSTAT: USB OTG STATUS REGISTER**

#### Legend:

| Legena.           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 ID: ID Pin State Indicator bit
  - 1 = No cable is attached or a "type B" cable has been inserted into the USB receptacle
  - 0 = A "type A" OTG cable has been inserted into the USB receptacle
- bit 6 Unimplemented: Read as '0'
- bit 5 LSTATE: Line State Stable Indicator bit
  - 1 = USB line state (SE0 (U1CON<6>) bit and JSTATE (U1CON<7>)) bit has been stable for previous 1 ms 0 = USB line state (SE0 and JSTATE) has not been stable for previous 1 ms

#### bit 4 Unimplemented: Read as '0'

- bit 3 SESVD: Session Valid Indicator bit
  - 1 = VBUS voltage is above Session Valid on the A or B device
    - 0 = VBUS voltage is below Session Valid on the A or B device

#### bit 2 SESEND: B-Device Session End Indicator bit

- 1 = VBUS voltage is below Session Valid on the B device
- 0 = VBUS voltage is above Session Valid on the B device

#### bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVD: A-Device VBUS Valid Indicator bit
  - 1 = VBUS voltage is above Session Valid on the A device
  - 0 = VBUS voltage is below Session Valid on the A device

### 17.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- Simple capture event modes:
  - Capture timer value on every rising and falling edge of input at ICx pin
  - Capture timer value on every edge (rising and falling)
  - Capture timer value on every edge (rising and falling), specified edge first.

- Prescaler capture event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values (interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled)
- Input capture can also be used to provide additional sources of external interrupts

Figure 17-1 illustrates a general block diagram of the Input Capture module.



#### FIGURE 17-1: INPUT CAPTURE BLOCK DIAGRAM

#### **REGISTER 17-1:** ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

ICM<2:0>: Input Capture Mode Select bits

bit 2-0

- 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
- 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
- 101 = Prescaled Capture Event mode every sixteenth rising edge
- 100 = Prescaled Capture Event mode every fourth rising edge
- 011 = Simple Capture Event mode every rising edge
- 010 = Simple Capture Event mode every falling edge
- 001 = Edge Detect mode every edge (rising and falling)
- 000 = Input Capture module is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

### **REGISTER 20-2:** I2CxSTAT: I<sup>2</sup>C STATUS REGISTER (CONTINUED)

| bit 4 | P: Stop bit  |
|-------|--|
|       | 1 = Indicates that a Stop bit has been detected last<br>0 = Stop bit was not detected last<br>Herefyings out or clear when Start, Represend Start or Stop detected   |
| hit 2 | Stort bit  |
| DIL D | 1 = Indicates that a Start (or Repeated Start) bit has been detected last  |
|       | <ul> <li>0 = Start bit was not detected last</li> <li>Hardware set or clear when Start, Repeated Start or Stop detected.</li> </ul>  |
| bit 2 | <b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)  |
|       | <ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul> |
| bit 1 | RBF: Receive Buffer Full Status bit  |
|       | <ul> <li>1 = Receive complete, I2CxRCV is full</li> <li>0 = Receive not complete, I2CxRCV is empty</li> <li>Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.</li> </ul>      |
| bit 0 | TBF: Transmit Buffer Full Status bit   |
|       | 1 = Transmit in progress, I2CxTRN is full  |

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

0 = Transmit complete, I2CxTRN is empty

© 2016 Microchip Technology Inc.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 04-04        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31:24        | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 00.40        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 45.0         | U-0               | R/W-0             | U-0               | U-0               | U-0               | R/W-0             | R/W-0            | R/W-0            |
| 15:8         | —                 | WCS1              | —                 | —                 | —                 | V                 | VADDR<10:8       | >                |
| 7:0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|              | WADDR<7:0>        |                   |                   |                   |                   |                   |                  |                  |

#### PMWADDR: PARALLEL PORT WRITE ADDRESS REGISTER **REGISTER 22-6:**

| adable bit |
|------------|
| adable bit |

Legend:

W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-15 Unimplemented: Read as '0'

bit 14 WCS1: Chip Select 1 bit

1 = Chip Select 1 is active

- 0 = Chip Select 1 is inactive
- bit 14-11 Unimplemented: Read as '0'
- bit 10-0 WADDR<10:0>: Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

#### REGISTER 27-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

- bit 3-0 HLVDL<3:0>: High/Low-Voltage Detection Limit Select bits<sup>(1)</sup>
- 1111 = External LVDIN pin 1110 = Reserved; do not use 1101 = Reserved; do not use 1100 = Reserved: do not use 1011 = Reserved; do not use 1010 = Selects Trip Point 10 1001 = Selects Trip Point 9 1000 = Selects Trip Point 8 0111 = Selects Trip Point 7 0110 = Selects Trip Point 6 0101 = Selects Trip Point 5 0100 = Selects Trip Point 4 0011 = Reserved; do not use 0010 = Reserved; do not use 0001 = Reserved; do not use 0000 = Reserved; do not use
- **Note 1:** To avoid false HLVD events, all HLVD module setting changes should occur only when the module is disabled (ON = 0). See Table 33-6 in the "**Electrical Characteristics**" chapter for the actual trip points.

#### REGISTER 29-3: DSGPRX: DEEP SLEEP PERSISTENT GENERAL PURPOSE REGISTER 'x' (x = 0 THROUGH 32)

| Bit<br>Range | Bit<br>31/23/15/7                                       | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|---|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 04.04        | R/W-x   | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x            | R/W-x            |
| 31:24        | <sup>4</sup> Deep Sleep Persistent General Purpose bits |                   |                   |                   |                   |                   |                  |                  |
| 00.40        | R/W-x   | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x            | R/W-x            |
| 23:16        |   |                   | Deep Sle          | eep Persisten     | t General Pur     | oose bits         |                  |                  |
| 45.0         | R/W-x   | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x            | R/W-x            |
| 15:8         | Deep Sleep Persistent General Purpose bits              |                   |                   |                   |                   |                   |                  |                  |
| 7.0          | R/W-x   | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x             | R/W-x            | R/W-x            |
| 7:0          |   |                   | Deep Sle          | eep Persisten     | t General Purp    | oose bits         |                  |                  |

| Legend:           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

#### bit 31-0 Deep Sleep Persistent General Purpose bits

**Note:** The contents of the DSGPR0 register are retained, even in Deep Sleep and VBAT modes. The DSPGR1 through DSPGR32 registers are disabled by default in Deep Sleep and VBAT modes, but can be enabled with the DSGPREN bit (DSCON<13>). All register bits are reset only in the case of a VDD Power-on Reset (POR) event outside of Deep Sleep mode.

| DC CHARACTERISTICS                      |                        |      | Standard Op<br>(unless other<br>Operating terr | rd Operating Conditions: 2.5V to 3.6V<br>otherwise stated)<br>ng temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial<br>$-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp |                    |  |  |
|---|------------------------|------|--|--|--------------------|--|--|
| Parameter<br>No.                        | Typical <sup>(3)</sup> | Max. | Units  | Conditions   |                    |  |  |
| Operating Current (IDD) (Notes 1, 2, 5) |                        |      |  |  |                    |  |  |
| DC20                                    | 1.7                    |      | mA   | 4 M⊢   | łz <b>(Note 4)</b> |  |  |
| DC21                                    | 4                      |      | mA   | 1  | 0 MHz              |  |  |
| DC22                                    | 12.5                   | _    | mA   | 30 MI  | Hz (Note 4)        |  |  |
| DC23                                    | 20                     | _    | mA   | 50 MHz (Note 4)  |                    |  |  |
| DC24                                    | 29                     | —    | mA   | 72 MHz   |                    |  |  |
| DC25                                    | 100                    |      | μA   | +25°C, 3.3V LPRC (31 kHz) (Note 4)   |                    |  |  |

#### TABLE 33-7: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
  - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
  - OSC2/CLKO is configured as an I/O input pin
  - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
  - CPU, Program Flash, and SRAM data memory are operational, SRAM data memory Wait states = 1
  - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
  - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
  - All I/O pins are configured as inputs and pulled to Vss
  - $\overline{\text{MCLR}}$  = VDD
  - CPU executing while(1) statement from Flash
  - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

| TABLE 33-11: | DC CHARACTERISTIC | CS: I/O PIN INPUT INJECTION | <b>CURRENT SPECIFICATIONS</b> |
|--------------|-------------------|-----------------------------|-------------------------------|
|              |                   |                             |                               |

| DC CH4        | ARACTER | ISTICS  | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.5V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$ |   |                       |    | 5V to 3.6V<br>≤ +85°C for Industrial<br>≤ +105°C for V-temp   |
|---------------|---------|---|---|---|-----------------------|----|---|
| Param.<br>No. | Symbol  | Characteristics   | Min. Typ. <sup>(1)</sup> Max. Units Conditions  |   |                       |    |   |
| DI60a         | licl    | Input Low Injection<br>Current  | 0   | _ | <sub>-5</sub> (2,5)   | mA | This parameter applies to all pins,<br>with the exception of the power<br>pins.   |
| DI60b         | ІІСН    | Input High Injection<br>Current                                       | 0   | — | +5 <sup>(3,4,5)</sup> | mA | This parameter applies to all pins,<br>with the exception of all 5V tolerant<br>pins, and the SOSCI, SOSCO,<br>OSC1, D+, and D- pins. |
| DI60c         | ∑lict   | Total Input Injection<br>Current (sum of all I/O<br>and Control pins) | -20 <b>(6)</b>  | — | +20 <b>(6)</b>        | mA | Absolute instantaneous sum of all ± input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT )               |

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- **2:** VIL source < (VSS 0.3). Characterized but not tested.
- 3: VIH source > (VDD + 0.3) for non-5V tolerant pins only.

4: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.

Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (Vss - 0.3)).</li>

6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((Vss - 0.3) - VIL source) / Rs). If Note 3, IICH = ((IICH source - (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss - 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

NOTES:

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

|                          | Units            |          |      | S    |
|--------------------------|------------------|----------|------|------|
| Dimensio                 | Dimension Limits |          | NOM  | MAX  |
| Contact Pitch            | E                | 1.27 BSC |      |      |
| Contact Pad Spacing      | С                |          | 9.40 |      |
| Contact Pad Width (X28)  | X                | 0.       |      | 0.60 |
| Contact Pad Length (X28) | Y                |          |      | 2.00 |
| Distance Between Pads    | Gx               | 0.67     |      |      |
| Distance Between Pads    | G                | 7.40     |      |      |

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A