

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	17
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx254f128bt-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.1 Reset Control Registers

TABLE 6-1: RESET CONTROL REGISTER MAP

ess		Ċ,									Bits								s
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
E040	RCON	31:16	—	—	—	—	BCFGERR	BCFGFAIL	—	—	—	—	—	—	—	—	VBPOR ⁽³⁾	VBAT ⁽³⁾	C802
F040	RCON	15:0	—	_	_	-	—	DPSLP	CMR	-	EXTR	SWR	—	WDTO	SLEEP	IDLE	BOR	POR	0003
E050	DC/WDCT	31:16		_	_	_	_	-	_	_	_		_	_	_	_	_	_	0000
1 030	RowRol	15:0		_	_	_	_	-	_	_	_		_	_	_	_	_	SWRST	0000
EOGO		31:16		_	_	_	_	-	_	WDTO	SWNMI		_	_	GNMI	HLVD	CF	WDTS	0000
NMICNT<15:0>									0000										
E070			-	_	_	_	_	-	_	_	_	-	_	_	_	_	_	_	0000
FU/U PWR	1 WINCON	15:0		_	_	_	_		_	_	_	-	_	_	_	_	_	VREGS	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

3: This bit is only available on devices with VBAT.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	R-1	U-0	U-0	U-0
15:8	—	—	—	—	PBDIVRDY	—	_	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x
7:0					_		PBDI	/<1:0>

REGISTER 8-7: PB0DIV: PERIPHERAL BUS CLOCK 0 DIVISOR CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 **PBDIVRDY:** Peripheral Bus 'x' Clock Divisor Ready bit

1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written

0 = Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written

- bit 10-2 Unimplemented: Read as '0'
- bit 1-0 **PBDIV<1:0>:** Peripheral Bus 'x' Clock Divisor Control bits
 - 11 = PBCLKx is SYSCLK divided by 8
 - 10 = PBCLKx is SYSCLK divided by 4
 - 01 = PBCLKx is SYSCLK divided by 2
 - 00 = PBCLKx is SYSCLK divided by 1

Note: Writes to this register require an unlock sequence. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

			<u> </u>					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24				CHEHIT<	<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23.10				CHEHIT<	<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEHIT	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0	CHEHIT<7:0>							
	•							
Legend	Legend:							

REGISTER 10-10: CHEHIT: CACHE HIT STATISTICS REGISTER

hit 31_0	CHEHIT-31.0. Cache Hit Count hite
DIL 31-0	

R = Readable bit

-n = Value at POR

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24				CHEMIS<	<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEMIS<	<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEMIS	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEMIS	S<7:0>			
Legend	:							
R = Rea	dable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow						known		

REGISTER 10-11: CHEMIS: CACHE MISS STATISTICS REGISTER

W = Writable bit

'1' = Bit is set

bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

TABLE 11-1: USB REGISTER MAP (CONTINUED)

ess											Bi	ts							
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	LI1FRMI (3)	31:16	_	_	—	_	—	—	-	_		_	—	_	—	—	—	_	0000
0200	0	15:0	—	—	—	—	-	-	-					FRML<	7:0>				0000
5290	U1FRMH ⁽³⁾	31:16	—	—	—	—	—		—	—	—	_			—	—			0000
		15:0	_	—	—	—	—		—	—	_		—		—		FRMH<2:0>	> 1	0000
52A0	U1TOK	31:16	—	—	—	—	—		—	—	—	—	_		—	—	—		0000
		15:0	—	—	—	—						PID	<3:0>			EP	/<3:0>		0000
52B0	U1SOF	31:16	_	_		_					_	—	—	—	—	—	—	—	0000
		15:0	_	—	—	—						-		CNT<7	/:0>				0000
52C0	U1BDTP2	31:16	—	—	—	—	—		—	—	—	—		—	—	—	—		0000
		15:0	_	_	_	—								BDTPTRH	1<7:0>				0000
52D0	U1BDTP3	31:16	_	_	_	_					_	—				—	_		0000
		15:0	_		_	_								BDTPTRU	J<7:0>				0000
52E0	U1CNFG1	31:16	_	_		_						—		-			_	—	0000
		15:0		_							UIEYE	UOEMON	—	USBSIDL	—	—	_	UASUSPNL	0001
5300	U1EP0	31:16	_	_	_	_					-								0000
		15:0	_	_	_	_					LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPIXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16	_			_													0000
		15:0												EPCONDIS	EPRAEN	EPIXEN	EPSTALL	EPHONK	0000
5320	U1EP2	15:0															EDSTALL		0000
		21.16												EFCONDIS	EFRAEN	EFIAEN	EFSTALL	EFHORK	0000
5330	U1EP3	15.0					<u> </u>	<u> </u>		<u> </u>						EDTYEN	EDSTALL	EDHSHK	0000
		31.16																	0000
5340	U1EP4	15.0	_											EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EDHSHK	0000
		31.16	_	_	_	_	_	<u> </u>	<u> </u>	<u> </u>		_							0000
5350	U1EP5	15.0	_	_	_	_	_	<u> </u>	<u> </u>	<u> </u>		_	_	FPCONDIS	FPRXEN	FPTXFN	EPSTALL	FPHSHK	0000
		31.16	_	_	_	_	_	_	_	_		_				_		_	0000
5360	U1EP6	15.0	_	_	_	_	_	_	_	_	_	_		FPCONDIS	FPRXFN	FPTXEN	EPSTALL	FPHSHK	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_		_	_		_	0000
5370	U1EP7	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5380	U1EP8	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
Legen	d: x = unki	nown v	alue on Re	eset: — =	unimplem	nented rea	ad as '0'	Reset valu	les are st	nown in h	exadecimal				I			I	<u> </u>

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See 12.2 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

This register does not have associated CLR, SET and INV registers. 3:

4: Reset value for this bit is undefined.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0							
31.24	—	—	—	—	—	—	—	—	
22.46	U-0	U-0							
23.10		—	—	_	_	—	_	_	
15.0	U-0	U-0							
15.6		—	—	_	_	—	_	_	
	R/WC-0, HS	R/WC-0, HS							
7:0	BTSEE	BMXEE				CRC16EE	CRC5EF ⁽⁴⁾	PIDEE	
	DIGEN	DMIXEI	DIVICE	DIGEI	DINOLI	ONGIOLI	EOFEF ^(3,5)		

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable I	bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-8 Unimplemented: Read as '0'
- bit 7 BTSEF: Bit Stuff Error Flag bit
 - 1 = Packet rejected due to bit stuff error
 - 0 = Packet accepted
- bit 6 BMXEF: Bus Matrix Error Flag bit
 - 1 = The base address, of the Buffer Descriptor Table, or the address of an individual buffer pointed to by a Buffer Descriptor Table entry, is invalid.
 - 0 = No address error
- bit 5 **DMAEF:** DMA Error Flag bit⁽¹⁾
 - 1 = USB DMA error condition detected
 - 0 = No DMA error
- bit 4 BTOEF: Bus Turnaround Time-Out Error Flag bit⁽²⁾
 - 1 = Bus turnaround time-out has occurred
 - 0 = No bus turnaround time-out
- bit 3 **DFN8EF:** Data Field Size Error Flag bit
 - 1 = Data field received is not an integral number of bytes
 - 0 = Data field received is an integral number of bytes
- bit 2 CRC16EF: CRC16 Failure Flag bit
 - 1 = Data packet rejected due to CRC16 error
 - 0 = Data packet accepted
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-10: U1STAT: USB STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—		—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	-	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	-	—	—	—	—	—
7.0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7.0		ENDP.	T<3:0>		DIR	PPBI	_	_

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7-4 **ENDPT<3:0>:** Encoded Number of Last Endpoint Activity bits (Represents the number of the Buffer Descriptor Table, updated by the last USB transfer.) 1111 = Endpoint 15
- bit 3 **DIR:** Last Buffer Descriptor Direction Indicator bit
 - 1 = Last transaction was a transmit (TX) transfer
 - 0 = Last transaction was a receive (RX) transfer
- bit 2 **PPBI:** Ping-Pong Buffer Descriptor Pointer Indicator bit
 - 1 = The last transaction was to the ODD Buffer Descriptor bank
 - 0 = The last transaction was to the EVEN Buffer Descriptor bank
- bit 1-0 Unimplemented: Read as '0'

Note: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when the TRNIF (U1IR<3>) bit is active. Clearing the TRNIF bit advances the FIFO. Data in register is invalid when the TRNIF bit = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—	—	—	—		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—		—	—
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	TWDIS	TWIP		TECS	6<1:0>
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE		TCKP	S<1:0>		TSYNC	TCS	

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer On bit⁽¹⁾
 - 1 = Timer is enabled
 - 0 = Timer is disabled

bit 14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode0 = Continue module operation when the device enters Idle mode

bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

- 1 = Writes to Timer1 are ignored until pending write operation completes
- 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

bit 11 TWIP: Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode:

- 1 = Asynchronous write to the Timer1 register in progress
- 0 = Asynchronous write to Timer1 register is complete
- In Synchronous Timer mode:

This bit is read as '0'.

- bit 10 Unimplemented: Read as '0'
- bit 9-8 TECS<1:0>: Timer1 External Clock Selection bits
 - 11 = Reserved
 - 10 = External clock comes from the LPRC
 - 01 = External clock comes from the T1CK pin
 - 00 = External clock comes from the SOSC

bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit

When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6 Unimplemented: Read as '0'

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 5-4 **TCKPS<1:0>:** Timer Input Clock Prescale Select bits
 - 11 = 1:256 prescale value
 - 10 = 1:64 prescale value
 - 01 = 1:8 prescale value
 - 00 = 1:1 prescale value
- bit 3 Unimplemented: Read as '0'
- bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit
 - <u>When TCS = 1:</u> 1 = External clock input is synchronized
 - 0 = External clock input is not synchronized
 - When TCS = 0:
 - This bit is ignored.
- bit 1 **TCS:** Timer Clock Source Select bit 1 = External clock is defined by the TECS<1:0> bits 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

19.1 SPI Control Registers

TABLE 19-1: SPI1 AND SPI2 REGISTER MAP

ess		é								Bi	ts								
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
E900		31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:)>	MCLKSEL	—	—	—	—	_	SPIFE	ENHBUF	000
5600	SFILCON	15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	EL<1:0>	000
5010		31:16	_	—	-		RXE	BUFELM<4:	:0>		_	-			TX	BUFELM<4	:0>		000
5610	SFIISIAI	15:0	_	—	—	FRMERR	SPIBUSY		_	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE		SPITBF	SPIRBF	000
5020		31:16									31.0								000
5620		15:0								DAIAS	.01.02								000
5920	SPI1BRG	31:16			—	—	—	—	—	—	—	—	—	—	—	_	—	—	000
3630		15:0	—	—	—						E	3RG<12:0>							000
		31:16	—	—	—	—	—	-	—	—	—	—	—	—	—	-	—	—	000
5840	SPI1CON2	15:0	SPI SGNEXT	-	-	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	-	-	—	AUD MONO	—	AUDMO)D<1:0>	000
5 4 0 0		31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:)>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	000
5A00	SFIZCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	EL<1:0>	000
FA40	CDISCTAT	31:16	_	—	—		RXE	BUFELM<4:	:0>		-	_	_		TX	BUFELM<4	:0>		000
5A10	3F1231A1	15:0	-	—	_	FRMERR	SPIBUSY		_	SPITUR	SRMT	SPIROV	SPIRBE		SPITBE		SPITBF	SPIRBF	000
E A 20		31:16									21.0								000
5AZU	SFIZBUI	15:0				-				DAIA	.01.0>						-	-	000
EA 20	SPI2BRG	31:16	_	—	—	_	—	-	_	_	—	—	—	_	—	_	_	_	000
5A30		15:0	—		—					-	E	3RG<12:0>					-		000
		31:16	—	-	—	—	-	—	—	—	-	—	—	—	-	—	—	—	000
5A40	SPI2CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	-	-	_	AUD MONO	_	AUDMO)D<1:0>	000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

REGISTER 20-2: I2CxSTAT: I²C STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
15:8	ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10
7.0	R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:	HS = Set in hardware	HSC = Hardware set/cleared			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit		

bit 31-16 Unimplemented: Read as '0'

bit 15 ACKSTAT: Acknowledge Status bit (when operating as I²C master, applicable to master transmit operation) 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave Hardware set or clear at end of slave Acknowledge. bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge. bit 13-11 Unimplemented: Read as '0' bit 10 BCL: Master Bus Collision Detect bit 1 = A bus collision has been detected during a master operation $0 = No \ collision$ Hardware set at detection of bus collision. This condition can only be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module. bit 9 GCSTAT: General Call Status bit 1 = General call address was received 0 = General call address was not received Hardware set when address matches general call address. Hardware clear at Stop detection. bit 8 ADD10: 10-bit Address Status bit 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. bit 7 IWCOL: Write Collision Detect bit 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy $0 = No \ collision$ Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). bit 6 I2COV: Receive Overflow Flag bit 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflowHardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). bit 5 **D_A:** Data/Address bit (when operating as I²C slave) 1 = Indicates that the last byte received was data

0 = Indicates that the last byte received was device address

Hardware clear at device address match. Hardware set by reception of slave byte.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	R/W-0, HC	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	RDSTART	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7.0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	CSF<	1:0> ⁽²⁾	ALP ⁽²⁾	_	CS1P ⁽²⁾	_	WRSP	RDSP

REGISTER 22-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 23 **RDSTART:** Start Read on PMP Bus bit

This bit is cleared by hardware at the end of the read cycle.

- 1 = Start a read cycle on the PMP bus
- 0 = No effect
- bit 22-16 Unimplemented: Read as '0'
- bit 15 **ON:** Parallel Master Port Enable bit⁽¹⁾
 - 1 = PMP enabled
 - 0 = PMP disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
 - 1 = Discontinue module operation when the device enters Idle mode
 - 0 = Continue module operation when the device enters Idle mode
- bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
 - 11 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper 8 bits are not used
 - 10 = All 16 bits of address are multiplexed on PMD<7:0> pins
 - 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<10:8> and PMA<14>
 - 00 = Address and data appear on separate pins
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port enabled
 - 0 = PMWR/PMENB port disabled
- bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port enabled
 - 0 = PMRD/PMWR port disabled
 - **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - **2:** These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R-0	R/W-0, HSC	U-0	U-0	R-0	R-0	R-0	R-0
15:8	IBF	IBOV	—	—	IB3F	IB2F	IB1F	IB0F
7.0	R-1	R/W-0, HSC	U-0	U-0	R-1	R-1	R-1	R-1
7:0	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

REGISTER 22-5: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)

Legend:	HSC = Set by Hardware; Cleared by Software					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

- bit 15 IBF: Input Buffer Full Status bit
 - 1 = All writable input buffer registers are full
 - 0 = Some or all of the writable input buffer registers are empty
- bit 14 IBOV: Input Buffer Overflow Status bit
 - 1 = A write attempt to a full input byte buffer occurred (must be cleared in software)0 = No overflow occurred
- bit 13-12 Unimplemented: Read as '0'
- bit 11-8 **IBxF:** Input Buffer 'x' Status Full bits
 - 1 = Input Buffer contains data that has not been read (reading buffer will clear this bit)
 - 0 = Input Buffer does not contain any unread data
- bit 7 **OBE:** Output Buffer Empty Status bit
 - 1 = All readable output buffer registers are empty
 - 0 = Some or all of the readable output buffer registers are full
- bit 6 **OBUF:** Output Buffer Underflow Status bit
 - 1 = A read occurred from an empty output byte buffer (must be cleared in software)
 0 = No underflow occurred
- bit 5-4 **Unimplemented:** Read as '0'
- bit 3-0 **OBxE:** Output Buffer 'x' Status Empty bits
 - 1 = Output buffer is empty (writing data to the buffer will clear this bit)
 - 0 = Output buffer contains data that has not been transmitted

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	—	—	—	—	—	—	
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	—	RCS1	—	—	—	RADDR<10:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				RADDR<	7:0>				

REGISTER 22-7: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 RCS1: Chip Select 1 bit

1 = Chip Select 1 is active

- 0 = Chip Select 1 is inactive (RADDR14 function is selected)
- bit 13-11 Unimplemented: Read as '0'
- bit 10-0 RADDR<13:0>: Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

FRC⁽¹⁾ $\overrightarrow{Div 2}$ ADCS<7:0> ADCS<7:0> \overrightarrow{ADCS} TPB⁽²⁾ Note 1: See 33.0 "Electrical Characteristics" for the exact FRC clock value. 2: Refer to Figure 8-1 in 8.0 "Oscillator Configuration" for more information.

FIGURE 24-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	—	—	—	—	—	—	CSSL17	CSSL16
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

REGISTER 24-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-18 Unimplemented: Read as '0'

- bit 17-0 CSSL<17:0>: ADC Input Pin Scan Selection bits^(1,2)
 - 1 = Select ANx for input scan
 - 0 =Skip ANx for input scan
- **Note 1:** CSSL = ANx, where 'x' = 0-12; CSSL13 selects CTMUT input for scan; CSSL14 selects IVREF for scan; CSSL15 selects Vss for scan; CSSL16 selects VBAT; CSSL17 selects VDD/2.
 - 2: On devices with less than 13 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

TABLE 29-1: POWER-SAVING MODES REGISTER SUMMARY

SSS										E	Bits								(
Virtual Addre (BF80_#)	Register Name ⁽²⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets ⁽
00A8	DSGPR27	31:16						D	eep Sleer	o Persistent Ge	eneral Purp	oose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00AC	DSGPR28	31:16						D	eep Sleep	o Persistent Ge	eneral Purp	oose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00B0	DSGPR29	31:16						D	eep Sleep	o Persistent Ge	eneral Purp	oose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00B4	DSGPR30	31:16						D	eep Sleep	o Persistent Ge	eneral Purp	oose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00B8	DSGPR31	31:16						D	eep Sleep	o Persistent Ge	eneral Purp	oose bits <	31:16>						0000
		15:0		Deep Sleep Persistent General Purpose bits <15:0> 000								0000							
00BC	DSGPR32	31:16						D	eep Sleep	o Persistent Ge	eneral Purp	oose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000

Legend: — = unimplemented, read as '0'.

Note 1: The DSGPR0 register is persistent in all device modes of operation.

2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—		—	—	—
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-1
15:8	—	—	IOLOCK ⁽¹⁾	PMDLOCK ⁽¹⁾		_	_	RPFA
7.0	U-0	U-0	U-0	U-0	R/W-1	U-0	R/W-1	R/W-1
7:0					JTAGEN		FAEN	TDOEN

REGISTER 30-5: CFGCON: CONFIGURATION CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13		IOLOCK: Peripheral Pin Select Lock bit ⁽¹⁾
		 1 = Peripheral Pin Select is locked. Writes to PPS registers is not allowed. 0 = Peripheral Pin Select is not locked. Writes to PPS registers is allowed.
bit 12		PMDLOCK: Peripheral Module Disable bit ⁽¹⁾
		 1 = Peripheral module is locked. Writes to PMD registers is not allowed. 0 = Peripheral module is not locked. Writes to PMD registers is allowed.
bit 11	-9	Unimplemented: Read as '0'
bit 8		RPFA: Reduced Power Flash Access bit
		This bit is used for low clock frequency operation. 1 = Enables Low Power Read Circuit 0 = Disables Low Power Read Circuit (which improves flash read access timing)
bit 4		Unimplemented: Read as '0'
bit 3		JTAGEN: JTAG Port Enable bit
		1 = Enable the JTAG port 0 = Disable the JTAG port
bit 2		Unimplemented: Read as '1'
bit 1		FAEN: Flash Access Enable bit
		On entry to ICSP (TMOD0) and JTAG Test Mode (TMOD12) hardware clears this bit to prevent the processor (and all other bus initiators) from fetching from (unprogrammed) flash memory. This effectively stalls the initiator accessing the flash. To access the flash this bit must be set first.
		1 = Flash is accessible0 = Flash is not accessible
bit 0		TDOEN: TDO Enable for 2-Wire JTAG bit
		1 = 2-wire JTAG protocol uses TDO
		0 = 2-wire JTAG protocol does not use TDO
Note	1:	To change this bit, the unlock sequence must be performed. Refer to Section 6. "Oscillator" (DS60001112) in the <i>"PIC32 Family Reference Manual"</i> for details.

	DC CHARACTERISTICS		Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)							
			Operating tempe	erature -4 -4	$0^{\circ}C \le TA \le 0^{\circ}C \le 0^{$	+85°C +105°(for Industrial C for V-temp			
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions			
	VIL	Input Low Voltage								
DI10		I/O Pins with PMP	Vss	—	0.15 Vdd	V				
		I/O Pins	Vss	—	0.2 Vdd	V				
DI18		SDAx, SCLx	Vss	_	0.3 Vdd	V	SMBus disabled (Note 4)			
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled (Note 4)			
	Vih	Input High Voltage								
DI20		I/O Pins not 5V-tolerant ⁽⁵⁾	0.65 Vdd	—	Vdd	V	(Note 4,6)			
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	—	5.5	V	(Note 4,6)			
		I/O Pins 5V-tolerant ⁽⁵⁾	0.65 Vdd	—	5.5	V				
DI28		SDAx, SCLx	0.65 Vdd	—	5.5	V	SMBus disabled (Note 4,6)			
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, $2.0V \le VPIN \le 5.5$ (Note 4,6)			
DI30	ICNPU	Change Notification Pull-up Current	400	250	50	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)			
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	-400	-250	-50	μA	VDD = 3.3V, $VPIN = VDD$			
	lı∟	Input Leakage Current (Note 3)								
DI50		I/O Ports	_	_	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$			
DI51		Analog Input Pins	_	—	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{split} &V\text{SS} \leq V\text{PIN} \leq V\text{DD}, \\ &\text{Pin at high-impedance} \end{split}$			
DI55		MCLR ⁽²⁾	—	—	<u>+</u> 1	μA	$V\text{SS} \leq V\text{PIN} \leq V\text{DD}$			
DI56		OSC1	—	—	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$			

TABLE 33-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Pin Diagrams" section for the 5V-tolerant pins.
- 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

АС СНА	RACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics	Max.	Units	Conditions				
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	50	MHz	EC (Note 3)		
OS13		Oscillator Crystal Frequency	10	_	25	MHz	HS (Note 3)		
OS15			32	32.768	100	kHz	Sosc (Note 3)		
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)	_	—	_	_	See parameter OS10 for Fosc value		
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.375 x Tosc	—	—	ns	EC (Note 3)		
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	—	_	7.5	ns	EC (Note 3)		
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 3)		
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	—	ms	(Note 3)		
OS42	Gм	External Oscillator Transconductance (Primary Oscillator only)	14	16	18	mA/V	VDD = 3.3V, TA = +25°C (Note 3)		

TABLE 33-18: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.

2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.

3: This parameter is characterized, but not tested in manufacturing.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units				
Dimensio	MIN	NOM	MAX		
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	X			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A