

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	128KB (128K x 8)
rogram Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
/oltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx254f128dt-i-ml

#### TABLE 8: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES WITHOUT VBAT

28-PIN QFN (TOP VIEW)(1,2,3.4)

PIC32MX154F128B PIC32MX174F256B

28

1

Pin #	Full Pin Name
1	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0
2	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/RB1
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3
5	Vss
6	OSC1/CLKI/RPA2/RA2
7	OSC2/CLKO/RPA3/PMA0/RA3
8	SOSCI/RPB4/RB4 <sup>(5)</sup>
9	SOSCO/RPA4/T1CK/CTED9/RA4
10	VDD
11	PGED3/RPB5/ASDA2/PMD7/RB5
12	PGEC3/RPB6/ASCL2/PMD6/RB6
13	TDI/RPB7/CTED3/PMD5/INT0/RB7
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8

Pin#	Full Pin Name
15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
16	Vss
17	VCAP
18	PGED1/RPB10/CTED11/PMD2/RB10
19	PGEC1/TMS/RPB11/PMD1/RB11
20	AN12/PMD0/RB12
21	AN11/RPB13/CTPLS/PMRD/RB13
22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
24	AVss
25	AVDD
26	MCLR
27	VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMA1/RA0
28	VREF-/AN1/RPA1/ASCL1/CTED2/RA1

Note 1:

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions
- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: Shaded pins are 5V tolerant.
- 5: This is an input-only pin.

### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 3 or MPLAB REAL ICE $^{\text{TM}}$ .

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site:

- "Using MPLAB® ICD 3" (poster) (DS50001765)
- "MPLAB® ICD 3 Design Advisory" (DS50001764)
- "MPLAB® REAL ICE™ In-Circuit Debugger User's Guide" (DS50001616)
- "Using MPLAB® REAL ICE™ Emulator" (poster) (DS50001749)

#### 2.6 **JTAG**

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.


Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

#### 2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



#### 2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

### REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	_	_	-	_			_	_				
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0				
15:8	BMXDKPBA<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0		BMXDKPBA<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDKPBA<15:10>: DRM Kernel Program Base Address bits

When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits

This value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

## REGISTER 10-4: CHEMSK: CACHE TAG MASK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_	_	_	_	-	_	_	_			
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_		_	_	_			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	LMASK<10:3>										
7:0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
7.0	I	_MASK<2:0>			_	_					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Write '0'; ignore read

bit 15-5 LMASK<10:0>: Line Mask bits

- 1 = Enables mask logic to force a match on the corresponding bit position in the LTAG<19:0> bits (CHETAG<23:4>) and the physical address.
- 0 = Only writeable for values of CHEIDX<3:0> bits (CHEACC<3:0>) equal to 0x0A and 0x0B. Disables mask logic.

bit 4-0 Unimplemented: Write '0'; ignore read

### REGISTER 10-5: CHEW0: CACHE WORD 0

		51.1 <b>211</b> 0. 071		•							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24	CHEW0<31:24>										
00:40	R/W-x	R/W-x	R/W-x	R/W-x R/W-x R/W-x		R/W-x	R/W-x	R/W-x			
23:16	CHEW0<23:16>										
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	CHEW0<15:8>										
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
7:0	CHEW0<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW0<31:0>:** Word 0 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

#### REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	1	_	-	1	_	-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	1	_	-	1	_	-	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	-	_	_	-	_	_	_	_
7.0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7:0	UACTPND	_	_	USLPGRD	USBBUSY <sup>(1)</sup>	_	USUSPEND	USBPWR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 **UACTPND:** USB Activity Pending bit

1 = USB bus activity has been detected; however, an interrupt is pending, which has yet to be generated

0 = An interrupt is not pending

bit 6-5 **Unimplemented:** Read as '0'

bit 4 USLPGRD: USB Sleep Entry Guard bit

1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending

0 = USB module does not block Sleep entry

bit 3 **USBBUSY:** USB Module Busy bit<sup>(1)</sup>

1 = USB module is active or disabled, but not ready to be enabled

0 = USB module is not active and is ready to be enabled

bit 2 Unimplemented: Read as '0'

bit 1 USUSPEND: USB Suspend Mode bit

1 = USB module is placed in Suspend mode

(The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)

0 = USB module operates normally

bit 0 USBPWR: USB Operation Enable bit

1 = USB module is turned on

0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

**Note 1:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

#### **REGISTER 11-10: U1STAT: USB STATUS REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	_	-	-	-	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	_	-	-	-	-	_
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7:0		ENDP.	T<3:0>		DIR	PPBI	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 ENDPT<3:0>: Encoded Number of Last Endpoint Activity bits

(Represents the number of the Buffer Descriptor Table, updated by the last USB transfer.)

1111 = Endpoint 15

1110 = Endpoint 14

:

•

0001 = Endpoint 1

0000 = Endpoint 0

bit 3 DIR: Last Buffer Descriptor Direction Indicator bit

1 = Last transaction was a transmit (TX) transfer

0 = Last transaction was a receive (RX) transfer

bit 2 PPBI: Ping-Pong Buffer Descriptor Pointer Indicator bit

1 = The last transaction was to the ODD Buffer Descriptor bank

0 = The last transaction was to the EVEN Buffer Descriptor bank

bit 1-0 Unimplemented: Read as '0'

Note: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when the TRNIF (U1IR<3>) bit is active. Clearing the TRNIF bit advances the FIFO. Data in register is invalid when the TRNIF bit = 0.

## 20.1 I<sup>2</sup>C Control Registers

## TABLE 20-1: I2C1 AND I2C2 REGISTER MAP

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	I2C1CON	31:16	_	_				_	_					_				_	0000
		15:0	ON		SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5010	I2C1STAT	31:16	_					_	-	-		-	_	_	_	_	_		0000
			ACKSTAT	TRSTAT				BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
5020	I2C1ADD	31:16 15:0	_	_		_	_	_	_	_	_	_		Dogiotor	_	_	_	_	0000
		31:16	_					_					Address	Register					0000
5030	I2C1MSK	15:0	_						_			_	Addross Ma	ask Register		_	_		0000
		31:16							_			_	Address IVI	ask ivegister	_	_	_	_	0000
5040	I2C1BRG	15:0	_	_		_											0000		
		31:16	_	_		_	_	_	_	_	_	_	—	_	_	_	_	_	0000
5050	I2C1TRN	15:0	_	_		_			_		- Transmit Register						0000		
		31:16	_	_		_	_	_	_	_	_	_	_	_		_	_	_	0000
5060	I2C1RCV	15:0	_	_	_	_	_	_	_	_				Receive	Register				0000
5400	1000001	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5100	I2C2CON	15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5110	I2C2STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3110	120231A1	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
5120	I2C2ADD	31:16	_	_	_	_	_	1	_	_	_	1	_	_	1	_	_	-	0000
3120	IZCZADD	15:0	_	_		_	_						Address	Register					0000
5130	I2C2MSK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0100	IZOZIVIOIX	15:0	_	_	_	_	_	_					Address Ma	ask Register	·				0000
5140	I2C2BRG	31:16	_	_		_	_	_	_	_		_	_	_	_	_	_	_	0000
		15:0	_	_		_					Bau	d Rate Ger	erator Reg	ister		ı			0000
5150	I2C2TRN	31:16	_	_		_	_	_					_	0000					
		15:0		_		_	_	Transmit Register					0000						
5160	I2C2RCV	31:16	_			_	_		_		_	_	_			_	_	_	0000
		15:0	_	_		_	_	_	_	_				Receive	Register				0000

PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information.

## REGISTER 22-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

- bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits<sup>(1)</sup>
  - 11 = Wait of 4 TPB
  - 10 = Wait of 3 TPB
  - 01 = Wait of 2 TPB
  - 00 = Wait of 1 TPB (default)

### For Read operations:

- 11 = Wait of 3 TPB
- 10 = Wait of 2 TPB
- 01 = Wait of 1 TPB
- 00 = Wait of 0 TpB (default)
- Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 ΤΡΒCLK cycle for a write operation; WAITB = 1 ΤΡΒCLK cycle, WAITE = 0 ΤΡΒCLK cycles for a read operation.
  - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

### REGISTER 22-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24		_	_		_	_	_	_		
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	_	_	_	_	_	_	_		
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	_	CS1	_	_	_	ADDR<10:8>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	ADDR<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 CS1: Chip Select 1 bit

1 = Chip Select 1 is active 0 = Chip Select 1 is inactive

bit 13-11 **Unimplemented:** Read as '0'

bit 10-0 ADDR<10:0>: Destination Address bits

### REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

bit 24 EDG1STAT: Edge1 Status bit

Indicates the status of Edge1 and can be written to control edge source

- 1 = Edge1 has occurred
- 0 = Edge1 has not occurred
- bit 23 EDG2MOD: Edge2 Edge Sampling Select bit
  - 1 = Input is edge-sensitive
  - 0 = Input is level-sensitive
- bit 22 EDG2POL: Edge 2 Polarity Select bit
  - 1 = Edge2 programmed for a positive edge response
  - 0 = Edge2 programmed for a negative edge response
- bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits
  - 1111 = C3OUT pin is selected
  - 1110 = C2OUT pin is selected
  - 1101 = C1OUT pin is selected
  - 1100 = PBCLK clock is selected
  - 1011 = IC3 Capture Event is selected
  - 1010 = IC2 Capture Event is selected
  - 1001 = IC1 Capture Event is selected
  - 1000 = CTED13 pin is selected
  - 0111 = CTED12 pin is selected
  - 0110 = CTED11 pin is selected
  - 0101 = CTED10 pin is selected
  - 0100 = CTED9 pin is selected
  - 0011 = CTED1 pin is selected
  - 0010 = CTED2 pin is selected
  - 0001 = OC1 Compare Event is selected
  - 0000 = Timer1 Event is selected
- bit 17-16 Unimplemented: Read as '0'
- bit 15 ON: ON Enable bit
  - 1 = Module is enabled
  - 0 = Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 CTMUSIDL: Stop in Idle Mode bit
  - 1 = Discontinue module operation when the device enters Idle mode
  - 0 = Continue module operation when the device enters Idle mode
- bit 12 **TGEN:** Time Generation Enable bit<sup>(1)</sup>
  - 1 = Enables edge delay generation
  - 0 = Disables edge delay generation
- bit 11 **EDGEN:** Edge Enable bit
  - 1 = Edges are not blocked
  - 0 = Edges are blocked
- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 33-42) in 33.0 "Electrical Characteristics" for current values.
  - **4:** This bit setting is not available for the CTMU temperature diode.

### 29.0 POWER-SAVING FEATURES

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130), which is available from the Documentation > Reference Manual section of the PIC32 Microchip web site (www.microchip.com/pic32).

This section describes power-saving features for the PIC32MX1XX/2XX 28/44-pin XLP Family. The PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

## 29.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers
- LPRC Run mode: the CPU is clocked from the LPRC clock source
- Sosc Run mode: the CPU is clocked from the Sosc clock source

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

## 29.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as follows:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

## 29.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

### 29.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- · The CPU is halted
- The system clock source is typically shutdown.
   See 29.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

TABLE 29-1: POWER-SAVING MODES REGISTER SUMMARY

sse										E	Bits								1)
Virtual Address (BF80_#)	Register Name <sup>(2)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(1)</sup>
00A8	DSGPR27	31:16						D	eep Sleep	Persistent Ge	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00AC	DSGPR28	31:16						D	eep Sleep	Persistent Ge	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00B0	DSGPR29	31:16						D	eep Sleep	Persistent Ge	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00B4	DSGPR30	31:16						D	eep Sleep	Persistent Ge	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
00B8	DSGPR31	31:16						D	eep Sleep	Persistent Ge	eneral Purp	ose bits <	31:16>						0000
		15:0		Deep Sleep Persistent General Purpose bits <15:0>									0000						
00BC	DSGPR32	31:16	Deep Sleep Persistent General Purpose bits <31:16> 0000																
		15:0		Deep Sleep Persistent General Purpose bits <15:0> 0000															

**Legend:** — = unimplemented, read as '0'.

Note 1: The DSGPR0 register is persistent in all device modes of operation.

2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

# 29.5.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- · Control register lock sequence
- · Configuration bit select lock

### 29.5.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the Configuration bit, PMDLOCK (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

## 29.5.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The Configuration bit, PMDL1WAY (DEVCFG3<28>), blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

## 31.0 INSTRUCTION SET

The PIC32MX1XX/2XX XLP instruction set complies with the MIPS32<sup>®</sup> Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- · Core extend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.imgtec.com for more information.

**TABLE 33-15: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS** 

DC CHA	RACTERI	STICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments			
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time	_	1	10	μs	See Note 1			
D313	DACREFH	CVREF Input Voltage	AVss	_	AVDD	V	CVRSRC with CVRSS = 0			
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1			
D314	DVREF	CVREF Programmable Output Range	0	_	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size			
			0.25 x DACREFH	_	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size			
D315	DACRES	Resolution	_	_	DACREFH/24	_	CVRCON <cvrr> = 1</cvrr>			
			_	_	DACREFH/32	_	CVRCON <cvrr> = 0</cvrr>			
D316	DACACC	Absolute Accuracy <sup>(2)</sup>	_	_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>			
			_	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>			

**Note 1:** Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

### **TABLE 33-16: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Symbol Characteristics Min. Typical Max. Units		Units	Comments		
D321	CEFC	External Filter Capacitor Value	8	10	_	μF	Capacitor must be low series resistance (1 ohm). Typical voltage on the VCAP pin is 1.8V.

**<sup>2:</sup>** These parameters are characterized but not tested.

FIGURE 33-6: TIMER1 - TIMER5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 33-24: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS(1)				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)							
			Ope	erating temperature	-40°C ≤ TA ≤ +85°C for Industrial				ustrial		
					-40°	$^{\circ}C \leq TA \leq$	+105°	C for V-	temp		
D											

Param. No.	Symbol	Characteristics <sup>(2)</sup>		Min.	Typical	Max.	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10	_	_	ns	_
TA11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10	_	_	ns	_
TA15	ТтхР	TxCK Input Period	Synchronous, with prescaler	[(Greater of 25 ns or 2 TPB)/N] + 30 ns	_	_	ns	VDD > 2.7V
				[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	_	ns	VDD < 2.7V
			Asynchronous, with prescaler	20	_	_	ns	VDD > 2.7V (Note 3)
				50	_	_	ns	VDD < 2.7V (Note 3)
OS60	Fт1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting the TCS (T1CON<1>) bit)		32	_	50	kHz	_
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		_	_	1	Трв	_

**Note 1:** Timer1 is a Type A timer.

2: This parameter is characterized, but not tested in manufacturing.

**3:** N = Prescale Value (1, 8, 64, 256).

FIGURE 33-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 33-31: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for Industrial $-40^{\circ}$ C $\leq$ TA $\leq$ +105 $^{\circ}$ C for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	ns	_	
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_	
SP72	TscF	SCKx Input Fall Time	_	_	1	ns	See parameter DO32	
SP73	TscR	SCKx Input Rise Time	_	_		ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_		ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_		ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after			15	ns	VDD > 2.7V	
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V	
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10			ns	_	
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	175	_	_	ns	_	
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 50 ns.
  - 4: Assumes 50 pF load on all SPIx pins.

TABLE 33-37: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min. Typical <sup>(1)</sup> Max. Units Conditions						
Clock P	arameter	s							
AD50	TAD	ADC Clock Period <sup>(2)</sup>	65	_	_	ns	See Table 33-36		
Convers	Conversion Rate								
AD55	TCONV	Conversion Time	_	12 TAD	_	_	_		
AD56 FCNV	FCNV	Throughput Rate (Sampling Speed)	_	_	1000	ksps	AVDD = 3.0V to 3.6V		
			_	_	400	ksps	AVDD = 2.0V to 3.6V		
AD57	TSAMP	Sample Time	1 TAD	_	_	_	TSAMP must be ≥ 132 ns		
Timing	Paramete	rs							
AD60	TPCS	Conversion Start from Sample Trigger <sup>(3)</sup>	_	1.0 TAD	_	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	_	1.5 TAD	_	_		
AD62	TCSS	Conversion Completion to Sample Start $(ASAM = 1)^{(3)}$	_	0.5 TAD	_	_	_		
AD63	TDPU	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(3)</sup>	_	_	2	μS	_		

Note 1: These parameters are characterized, but not tested in manufacturing.


<sup>2:</sup> Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

<sup>3:</sup> Characterized by design but not tested.

**<sup>4:</sup>** The ADC module is functional at VBORMIN < VDD < 2.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Leads	N		44			
Lead Pitch	e 0.80 BSC					
Overall Height	А	_	_	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	_	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	L1 1.00 REF				
Foot Angle	ф	0° 3.5° 7°				
Overall Width	E	12.00 BSC				
Overall Length	D		12.00 BSC			
Molded Package Width	E1	10.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Thickness	С	0.09	_	0.20		
Lead Width	b	0.30	0.37	0.45		
Mold Draft Angle Top	α	11°	12°	13°		
Mold Draft Angle Bottom	β	11°	12°	13°		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

**NOTES:**