

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

⊡XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	17
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx274f256b-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TABLE 4: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES WITHOUT VBAT

# 28-PIN SOIC (TOP VIEW)<sup>(1,2,3)</sup>

	28
SOIC	

1

## PIC32MX154F128B PIC32MX174F256B

Pin #	Full Pin Name		Full Pin Name
1	MCLR	15	PGEC3/RPB6/ASCL2/PMD6/RB6
2	VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMA1/RA0	16	TDI/RPB7/CTED3/PMD5/INT0/RB7
3	VREF-/AN1/RPA1/ASCL1/CTED2/RA1	17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
4	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0	18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
5	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12//RB1		Vss
6	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2	20	VCAP
7	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3	21	PGED1/RPB10/CTED11/PMD2/RB10
8	Vss	22	PGEC1/TMS/RPB11/PMD1/RB11
9	OSC1/CLKI/RPA2/RA2	23	AN12/PMD0/RB12
10	OSC2/CLKO/RPA3/PMA0/RA3	24	AN11/RPB13/CTPLS/PMRD/RB13
11	SOSCI/RPB4/RB4 <sup>(4)</sup>	25	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
12	SOSCO/RPA4/T1CK/CTED9/RA4	26	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
13	Vdd	27	AVss
14	PGED3/RPB5/ASDA2/PMD7/RB5	28	AVdd

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

4: This is an input-only pin.

# TABLE 10: PIN NAMES FOR 28-PIN USB DEVICES WITHOUT VBAT

# 28-PIN QFN (TOP VIEW)<sup>(1,2,3,4)</sup>

#### PIC32MX254F128B PIC32MX274F256B

		28	1
Pin #	Full Pin Name	Pin #	Full Pin Name
1	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/PMD1/RB1	16	Vss
3	PGED1/AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	17	VCAP
4	PGEC1/AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3	18	D+
5	Vss	19	D-
6	OSC1/CLKI/RPA2/RA2	20	VUSB3V3
7	OSC2/CLKO/RPA3/PMA0/RA3	21	AN11/RPB13/CTPLS/PMRD/RB13
8	SOSCI/RPB4/CTED11/RB4 <sup>(5)</sup>	22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMA1/RB14
9	SOSCO/RPA4/T1CK/CTED9/RA4	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
10	Vdd	24	AVss
11	TMS/RPB5/USBID/RB5	25	AVdd
12	VBUS	26	MCLR
13	TDI/RPB7/CTED3/PMD5/INT0/RB7	27	PGED3/VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMD7/RA0
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8	28	PGEC3/VREF-/AN1/RPA1/ASCL1/CTED2/PMD6/RA1

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: Shaded pins are 5V tolerant.

5: This is an input-only pin.

# TABLE 1-12: PARALLEL MASTER PORT PINOUT I/O DESCRIPTIONS

	Р	in Number	(1)			
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	N/ Type Type		Description
				Para	llel Master	Port
PMA0	7	10	15	I/O	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA1	27 <sup>(2)</sup> 22 <sup>(3)</sup>	2 <sup>(2)</sup> 25 <sup>(3)</sup>	2	I/O	TTL/ST	Parallel Master Port Address bit 1 Input (Buffered Slave modes) and Output (Master modes)
PMA2	—	—	24	0	_	Parallel Master Port Address (Demultiplexed Master
PMA3	_	_	41 <sup>(2)</sup> 19 <sup>(3)</sup>	0		modes)
PMA4	—	—	44	0	—	
PMA5	—	—	43	0	—	
PMA6	_	_	42 <sup>(2)</sup> 20 <sup>(3)</sup>	0	_	
PMA7	—	—	1	0	—	
PMA8	_	_	8 <sup>(2)</sup> 23 <sup>(3)</sup>	0	_	
PMA9		_	9 <sup>(2)</sup> 22 <sup>(3)</sup>	0		
PMA10		_	12 <sup>(2)</sup> 21 <sup>(3)</sup>	0		
PMCS1	23	26	3	0	_	Parallel Master Port Chip Select 1 Strobe
PMD0	20 <sup>(2)</sup> 1 <sup>(3)</sup>	23 <sup>(2)</sup> 4 <sup>(3)</sup>	10 <sup>(2)</sup> 12 <sup>(3)</sup>	I/O	TTL/ST	Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes)
PMD1	19 <sup>(2)</sup> 2 <sup>(3)</sup>	22 <sup>(2)</sup> 5 <sup>(3)</sup>	35	I/O	TTL/ST	
PMD2	18 <sup>(2)</sup> 3 <sup>(3)</sup>	21 <sup>(2)</sup> 6 <sup>(3)</sup>	32	I/O	TTL/ST	
PMD3	15	18	13	I/O	TTL/ST	
PMD4	10	17	37	I/O	TTL/ST	
PMD5	13	16	4	I/O	TTL/ST	-
PMD6	12 <sup>(2)</sup> 28 <sup>(3)</sup>	15 <sup>(2)</sup> 3 <sup>(3)</sup>	5	I/O	TTL/ST	
PMD7	11 <sup>(2)</sup> 27 <sup>(3)</sup>	14 <sup>(2)</sup> 2 <sup>(3)</sup>	38	I/O	TTL/ST	
PMRD	21 <sup>(2,5)</sup>	24 <sup>(2,5)</sup>	11 <sup>(4)</sup>	6		Parallel Master Port Read Strobe
	11 <sup>(3,5)</sup>	14 <sup>(3)</sup>	36 <sup>(5)</sup>	0	_	
PMWR	22 <sup>(2)</sup> 4 <sup>(3)</sup>	25 <sup>(2)</sup> 7 <sup>(3)</sup>	27	0	_	Parallel Master Port Write Strobe
0	CMOS = CI ST = Schmi TTL = TTL i	MOS compa itt Trigger in input buffer	put with Cl	MOS lev	els	Analog = Analog input $P = Power$ $O = Output$ $I = Input$ $PPS = Peripheral Pin Select$ $ = N/A$
	Pin number Pin number					"Pin Diagrams" section for device pin availability.

3: Pin number for USB devices only.

4: Pin number for devices with VBAT only.

5: Pin number for devices without VBAT only.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
31:24		NVMKEY<31:24>										
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
23:16	NVMKEY<23:16>											
45.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
15:8	NVMKEY<15:8>											
7.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
7:0				NVMK	EY<7:0>							

# REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

# Legend:

Legend.				
R = Readable bit	able bit W = Writable bit U = Unimplemented bit, read as '0'		ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

## bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

# REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24		NVMADDR<31:24>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	NVMADDR<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	NVMADDR<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				NVMAE	DDR<7:0>						

Legend:					
R = Readable bit	W = Writable bit	ritable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-0 NVMADDR<31:0>: Flash Address bits

Bulk/Chip/PFM Erase: Address is ignored. Page Erase: Address identifies the page to erase. Row Program: Address identifies the row to program. Word Program: Address identifies the word to program. RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

					- (					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
31:24	—	—		—	—	—	—	WDTO		
23:16	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	SWNMI	—		—	GNMI	HLVD	CF	WDTS		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0		1			VT<15:8>			1		
7:0	R/W-0         R/W-0 <th< td=""></th<>									
				NMIC	NI<7:0>					
Legend:										
R = Read			W = Writable		-	emented bit, rea				
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is cl	eared	x = Bit is unk	nown		
bit 31-25	Unimpleme	nted: Read a	<b>s</b> '0'							
bit 24	WDTO: Wate	chdog Timer	Time-Out Flag	g bit						
			curred and ca	used a NMI						
		e-out has no								
	-		a WDT NMI e	vent, and MN	NICN1 will be	gin counting.				
bit 23		tware NMI Tr								
		will be genera								
hit 00 00		will not be ge								
			<b>S</b> 0							
bit 19	GNMI: Gene		has heen dete	acted or a use	ar-initiated NI	Al event has o	curred			
			has not been			in event has of	curreu			
	-				Al avent Thi	s bit is also s	et by writing	0v4E to the		
			:31:24>) bits.			5 DIL 15 2150 5	et by writing			
bit 18		Low-Voltage	,							
bit io	•	•	low-voltage c	ondition and	caused an N	МІ				
			d a low-voltage							
bit 17	CF: Clock Fa	ail Detect bit								
			lock failure ar		NMI					
	0 = FSCM has	as not detecte	ed clock failur	е						
	Setting this b	oit will cause	a a CF NMI e	vent.						
bit 16	WDTS: Wate	chdog Timer <sup>-</sup>	Time-out in SI	eep Mode Fl	ag bit					
						a wake-up from	ı sleep			
	0 = WDT tim	a author pai	t occurred du	rina Sleen ma						
				ing oleep nit	ode					
	Setting this b	bit will cause			ode					
bit 15-0	NMICNT<15	bit will cause a : <b>0&gt;:</b> NMI Res	a WDT NMI. set Counter V	alue bits						
bit 15-0	NMICNT<15 These bits s	bit will cause a bi: <b>0&gt;:</b> NMI Res pecify the relo	a WDT NMI. set Counter V pad value use	alue bits d by the NMI	reset counte			(4		
bit 15-0	NMICNT<15 These bits sp 111111111	bit will cause a <b>:0&gt;: NMI</b> Res pecify the rela 1111111-00	a WDT NMI. set Counter V pad value use	alue bits d by the NMI	reset counte	LK cycles befo		eset occurs <sup>(1</sup>		
bit 15-0	NMICNT<15 These bits sp 111111111	bit will cause a <b>:0&gt;: NMI</b> Res pecify the rela 1111111-00	a WDT NMI. set Counter V pad value use	alue bits d by the NMI	reset counte			eset occurs <sup>(1</sup>		
bit 15-0 Note 1:	NMICNT<15 These bits s 11111111 000000000 If a Watchdo	bit will cause a control cause a contr	a WDT NMI. set Counter V bad value use 00000000000 lo delay betwo event (when	alue bits of by the NMI 00001 = Num een NMI asso	l reset counte aber of SYSC ertion and de mode) is clea	LK cycles befo	nt counter reac	hes '0', no		
	NMICNT<15 These bits s 11111111 000000000 If a Watchdo	bit will cause a control cause a contr	a WDT NMI. set Counter V bad value use 00000000000 lo delay betwo event (when	alue bits of by the NMI 00001 = Num een NMI asso	l reset counte aber of SYSC ertion and de mode) is clea	LK cycles befor vice Reset eve rred before this	nt counter reac	hes '0', no		

# Note: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

**REGISTER 6-3:** 

REGISTE	R 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)
bit 4	CHDHIF: Channel Destination Half Full Interrupt Flag bit
	<ul> <li>1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)</li> <li>0 = No interrupt is pending</li> </ul>
bit 3	CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
	<ul> <li>1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs</li> <li>0 = No interrupt is pending</li> </ul>
bit 2	CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
	<ul><li>1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)</li><li>0 = No interrupt is pending</li></ul>
bit 1	CHTAIF: Channel Transfer Abort Interrupt Flag bit
	<ul> <li>1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted</li> <li>0 = No interrupt is pending</li> </ul>
bit 0	CHERIF: Channel Address Error Interrupt Flag bit
	<ul> <li>1 = A channel address error has been detected (either the source or the destination address is invalid)</li> <li>0 = No interrupt is pending</li> </ul>

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	_	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23:16		—	_	—	—	—	_	CHECOH
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	—	—	-	—	—	—	DCSZ<1:0>	
7.0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7:0	—	—	PREFEN<1:0>		—	PFMWS<2:0>		

# REGISTER 10-1: CHECON: CACHE CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-17 Unimplemented: Write '0'; ignore read

- bit 16 CHECOH: Cache Coherency Setting on a PFM Program Cycle bit
  - 1 = Invalidate all data and instruction lines
  - 0 = Invalidate all data lnes and instruction lines that are not locked
- bit 15-10 **Unimplemented:** Write '0'; ignore read
- bit 9-8 DCSZ<1:0>: Data Cache Size in Lines bits
  - 11 = Enable data caching with a size of 4 Lines
  - 10 = Enable data caching with a size of 2 Lines
  - 01 = Enable data caching with a size of 1 Line
  - 00 = Disable data caching

Changing these bits induce all lines to be reinitialized to the "invalid" state.

bit 7-6 **Unimplemented:** Write '0'; ignore read

#### bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

- 11 = Enable predictive prefetch for both cacheable and non-cacheable regions
- 10 = Enable predictive prefetch for non-cacheable regions only
- 01 = Enable predictive prefetch for cacheable regions only
- 00 = Disable predictive prefetch
- bit 3 Unimplemented: Write '0'; ignore read

#### bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSLK Wait States bits

- 111 = Seven Wait states
- 110 = Six Wait states
- 101 = Five Wait states
- 100 = Four Wait states
- 011 = Three Wait states
- 010 = Two Wait states
- 001 = One Wait state
- 000 = Zero Wait state

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24	CHEW1<31:24>										
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	CHEW1<23:16>										
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	CHEW1<15:8>										
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
		•		CHEW1	<7:0>			•			

# REGISTER 10-6: CHEW1: CACHE WORD 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW1<31:0>:** Word 1 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

# REGISTER 10-7: CHEW2: CACHE WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
31:24				CHEW2<	:31:24>							
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
23:16	CHEW2<23:16>											
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
15:8	CHEW2<15:8>											
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
7:0		CHEW2<7:0>										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW2<31:0>:** Word 2 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

# TABLE 12-7: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

ess				Bits															
Virtual Address (BF80_#) Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
5004	RPC6R <sup>(1)</sup>	31:16	—	—	—	—	_	—	-	—	—	—	—	-	-	—	—	—	0000
FB84	RPC6R	15:0	_		—	_	_		_			—		_	RPC6<3:0>		0000		
FB88	RPC7R <sup>(1)</sup>	31:16	_		_	_	_					—							0000
FD00	RPC/R**	15:0	_		_	_	_					—				RPC7	<3:0>		0000
<b>FDOC</b>	RPC8R <sup>(1)</sup>	31:16	_		_	_	_					—							0000
FB8C R	KPCok"	15:0	_		_	—	_					—				RPC8	<3:0>		0000
5000	RPC9R <sup>(1)</sup>	31:16	_		—	_	_		_			—		_	_		_		0000
FB90	KFC9K()	15:0				_	_	_		_	_	—	_			RPC9	<3:0>		0000

DS60001404A-page 160

x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register is only available on 44-pin devices. Note 1:

This register is only available on USB devices. This register is only available on VBAT devices. 2: 3:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	_	_	_	_	—		—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	—	_	—	—	-	—		
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
15:8	ON	—	SIDL	_	_	—	_	—		
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
7:0		_		_	_		_			

# **REGISTER 12-3:** CNCONX: CHANGE NOTICE CONTROL FOR PORTX REGISTER (X = A, B, C)

#### Legend:

J			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: Change Notice (CN) Control ON bit
  - 1 = CN is enabled
  - 0 = CN is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Control bit
  - 1 = Idle mode halts CN operation
  - 0 = Idle does not affect CN operation
- bit 12-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—			—			—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—			—		-	—		
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
15:8	ON <sup>(1,3)</sup>	—	SIDL <sup>(4)</sup>	_	—	_	_	—		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
7:0	TGATE <sup>(3)</sup>	Т	CKPS<2:0>(	3)	T32 <sup>(2)</sup>		TCS <sup>(3)</sup>	—		

#### REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** Timer On bit<sup>(1,3)</sup>
  - 1 = Module is enabled
  - 0 = Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit<sup>(4)</sup>
  - 1 = Discontinue module operation when the device enters Idle mode0 = Continue module operation when the device enters Idle mode

#### bit 12-8 Unimplemented: Read as '0'

- bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit<sup>(3)</sup>
  - When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

#### bit 6-4 **TCKPS<2:0>:** Timer Input Clock Prescale Select bits<sup>(3)</sup>

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
  - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3, and Timer5). All timer functions are set through the even numbered timers.
  - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

# REGISTER 22-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

- bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits<sup>(1)</sup>
  - 11 = Wait of 4 Трв
  - 10 = Wait of 3 TPB
  - 01 = Wait of 2 Трв
  - 00 = Wait of 1 TPB (default)

For Read operations:

- 11 = Wait of 3 TPB
- 10 = Wait of 2 TPB
- 01 = Wait of 1 ТРВ
- 00 = Wait of 0 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
  - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_	_	—	—	_	_	—	
00.40	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16	—	—	_	MONTH10		MONTH01<3:0>			
45.0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8	_	_	DAY1	0<1:0>	DAY01<3:0>				
7:0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
	_	_	_	_	—	V	VDAY01<2:0:	>	

## REGISTER 23-6: ALRMDATE: ALARM DATE VALUE REGISTER

# Legend:

3				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-21 Unimplemented: Read as '0'

bit 20 MONTH10: Binary Coded Decimal value of months bits, 10s place digit; contains a value of 0 or 1

bit 19-16 **MONTH01<3:0>:** Binary Coded Decimal value of months bits, 1s place digit; contains a value from 0 to 9 bit 15-14 **Unimplemented:** Read as '0'

bit 13-12 DAY10<1:0>: Binary Coded Decimal value of days bits, 10s place digit; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary Coded Decimal value of days bits, 1s place digit; contains a value from 0 to 9

bit 7-3 Unimplemented: Read as '0'

bit 2-0 WDAY01<2:0>: Binary Coded Decimal value of weekdays bits; contains a value from 0 to 6

# TABLE 24-1: ADC REGISTER MAP (CONTINUED)

ess	Register Name	a)		Bits													ø		
Virtual Address (BF80_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ADC1BUFB	31:16								ult Word B		B~31·0~)							0000
3120		15:0	ADC Result Word B (ADC1BUFB<31:0>)												0000				
0120	ADC1BUFC	31:16	ADC Result Word C (ADC1BUFC<31:0>)												0000				
9130	ADC IDOI C	15:0												0000					
0140	ADC1BUFD	31:16	ADC Result Word D (ADC1BUFD<31:0>)												0000				
9140	ADC IBOI D	15:0							ADC Nes		(ADC ID01	D<31.02)							0000
0150	ADC1BUFE	31:16	ADC Result Word E (ADC1BUFE<31:0>)											0000					
3130	ADC1BUFE	15:0											0000						
0160	ADC1BUFF	31:16								ult Word F	(ADC1BUF	E-31.0-)							0000
9100	ADGIBUFF	15:0							ADC Res			1<31.02)							0000

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for details.

# REGISTER 24-4: AD1CHS: ADC INPUT SELECT REGISTER (CONTINUED)

bit 20-16 CH0SA<4:0>: Positive Input Select bits for Sample A Multiplexer Setting

	11111 = Reserved
	•
	•
	•
	10010 = Reserved 10001 = Channel 0 positive input is VDD/2 10000 = Channel 0 positive input is VBAT 01111 = Reserved 01110 = Channel 0 positive input is IVREF <sup>(1)</sup> 01101 = Channel 0 positive input is CTMU temperature sensor (CTMUT) <sup>(2)</sup> 01100 = Channel 0 positive input is AN12 <sup>(3)</sup>
	•
	•
	•
	00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0
15-0	Unimplemented: Read as '0'

Note 1: See 26.0 "Comparator Voltage Reference (CVREF)" for more information.

- 2: See 28.0 "Charge Time Measurement Unit (CTMU)" for more information.
- 3: AN12 is only available on 44-pin devices. AN6-AN8 are not available on 28-pin devices.

bit

#### CTMUCON: CTMU CONTROL REGISTER (CONTINUED) REGISTER 28-1: bit 24 EDG1STAT: Edge1 Status bit Indicates the status of Edge1 and can be written to control edge source 1 = Edge1 has occurred 0 = Edge1 has not occurred EDG2MOD: Edge2 Edge Sampling Select bit bit 23 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 EDG2POL: Edge 2 Polarity Select bit 1 = Edge2 programmed for a positive edge response 0 = Edge2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = C3OUT pin is selected 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected 0010 = CTED2 pin is selected 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected bit 17-16 Unimplemented: Read as '0' bit 15 **ON:** ON Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' CTMUSIDL: Stop in Idle Mode bit bit 13 1 = Discontinue module operation when the device enters Idle mode 0 = Continue module operation when the device enters Idle mode **TGEN:** Time Generation Enable bit<sup>(1)</sup> bit 12 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.

- 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
- 3: Refer to the CTMU Current Source Specifications (Table 33-42) in 33.0 "Electrical Characteristics" for current values.
- 4: This bit setting is not available for the CTMU temperature diode.

# TABLE 33-8: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

TABLE 00 0.	200000								
DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical <sup>(2)</sup>	Max.	Units Conditions						
Idle Current (IIDLE): Core Off, Clock on Base Current (Notes 1, 4)									
DC30a	0.6	_	mA	4 MHz (Note 3)					
DC31a	1.5	_	mA	10 MHz					
DC32a	4.5	_	mA	30 MHz <b>(Note 3)</b>					
DC33a	7.5	_	mA	50 MHz (Note 3)					
DC34a	10.5	6 — mA 72 MHz							
DC37a	100	_	μA	-40°C		LPRC (31 kHz)			
DC37b	250		μA	+25°C	3.3V	(Note 3)			
DC37c	380		μA	+85°C	1				

**Note 1:** The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** This parameter is characterized, but not tested in manufacturing.
- 4: IIDLE electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

DC CHARACTERISTICS			Standard Operating Conditions: $2.5V$ to $3.6V$ (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param. Symbol Characteristic				Тур.	Max.	-40°C ⊴ Units	≤ TA ≤ +105°C for V-temp Conditions			
DO10	Vol	Output Low Voltage	_	_	0.4	V	$IOL \le 10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
		Output High Voltage	1.5 <sup>(1)</sup>	_	_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
DO20	Vou	I/O Pins	2.0 <sup>(1)</sup>	—	—		IOH $\ge$ -12 mA, VDD = 3.3V			
D020	Voh		2.4	—	—	v	IOH $\ge$ -10 mA, VDD = 3.3V			
			3.0 <sup>(1)</sup>	_	_		IOH $\ge$ -7 mA, VDD = 3.3V			


# TABLE 33-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

# 33.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX 28/44-pin XLP Family AC characteristics and timing parameters.

# FIGURE 33-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




# TABLE 33-17: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions			
DO50	Cosco	OSC2 pin			15		In XT and HS modes when an external crystal is used to drive OSC1			
DO56	Сю	All I/O pins and OSC2		_	50	pF	EC mode			
DO58	Св	SCLx, SDAx		—	400	pF	In I <sup>2</sup> C mode			


Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

# FIGURE 33-2: EXTERNAL CLOCK TIMING



44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Contact Pitch	E	0.80 BSC				
Contact Pad Spacing	C1		11.40			
Contact Pad Spacing	C2		11.40			
Contact Pad Width (X44)	X1			0.55		
Contact Pad Length (X44)	Y1			1.50		
Distance Between Pads	G	0.25				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B