

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	17
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx274f256b-v-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 8: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES WITHOUT VBAT

28-PIN QFN (TOP VIEW)^(1,2,3,4)

PIC32MX154F128B PIC32MX174F256B

28

1

Pin #	Full Pin Name	Pin #	Full Pin Name
1	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/RB1	16	Vss
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2	17	VCAP
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3	18	PGED1/RPB10/CTED11/PMD2/RB10
5	Vss	19	PGEC1/TMS/RPB11/PMD1/RB11
6	OSC1/CLKI/RPA2/RA2	20	AN12/PMD0/RB12
7	OSC2/CLKO/RPA3/PMA0/RA3	21	AN11/RPB13/CTPLS/PMRD/RB13
8	SOSCI/RPB4/RB4 ⁽⁵⁾	22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
9	SOSCO/RPA4/T1CK/CTED9/RA4	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
10	Vdd	24	AVss
11	PGED3/RPB5/ASDA2/PMD7/RB5	25	AVdd
12	PGEC3/RPB6/ASCL2/PMD6/RB6	26	MCLR
13	TDI/RPB7/CTED3/PMD5/INT0/RB7	27	VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMA1/RA0
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8	28	VREF-/AN1/RPA1/ASCL1/CTED2/RA1

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

4: Shaded pins are 5V tolerant.

5: This is an input-only pin.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note:	To access the following documents, refer
	to the Documentation > Reference
	Manuals section of the Microchip PIC32
	website: http://www.microchip.com/pic32

- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 3. "Memory Organization" (DS60001115)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Compare" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit (I²C)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167)
- Section 38. "High/Low Voltage Detect (HLVD)" (DS number pending)

	Pi	in Number	(1)							
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Buffer Type Type		Description				
					PORTC					
RC0	—		25	I/O	ST	PORTC is a bidirectional I/O port				
RC1	_	_	26	I/O	ST					
RC2	—	_	27	I/O	ST					
RC3	_	_	36	I/O	ST					
RC4	_	_	37	I/O	ST					
RC5	_	—	38	I/O	ST					
RC6	—	—	2	I/O	ST					
RC7	—	_	3	I/O	ST					
RC8	_	—	4	I/O	ST					
RC9	_	—	5	I/O	ST					
Legend:	CMOS = CM ST = Schmi TTL = TTL i	MOS compa tt Trigger in nput buffer	atible input put with CI	or outpu MOS lev	it els	Analog = Analog input O = Output PPS = Peripheral Pin Select	P = Power I = Input — = N/A			

TABLE 1-6: PORTA THROUGH PORTC PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

3: This pin is not available for devices with VBAT.

4: This pin is not available for devices with USB.

	P	in Number	(1)								
Pin Name	e 28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	r Description					
				ver and Gro	ound						
AVdd	25	28	17	Р	—	Positive supply for analog module be connected at all times.	es. This pin must				
AVss	24	27	16	Р	—	Ground reference for analog modules					
Vdd	10	13	28, 40	Р		Positive supply for peripheral logic and I/O pins					
VCAP	17	20	7	Р	—	CPU logic filter capacitor connection					
Vss	5, 16	8, 19	6, 29, 39	Р	—	Ground reference for logic and I/O pins. This pin must be connected at all times.					
LVDIN	2	5	22			Low-Voltage Detect pin					
Vbat	21 ⁽²⁾	24(2)	11 ⁽²⁾			Positive supply for the battery bac recommended to connect this pin mode is not used (i.e., not connect	cked section. It is to VDD if VBAT cted to the battery).				
				Volt	age Refere	ence					
VREF+	27	2	19	I	Analog	g Analog voltage reference (high) input					
Vref-	28	3	20	I	Analog	g Analog voltage reference (low) input					
Legend:	CMOS = CM ST = Schmi TTL = TTL i	MOS compa itt Trigger ir input buffer	atible input	or outpu //OS lev	it els	Analog = Analog input $P = Power$ $O = Output$ $I = Input$ $PPS = Peripheral Pin Select$ $ = N/A$					

TABLE 1-15: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for devices with VBAT only.

4.2 Bus Matrix Control Registers

TABLE 4-2: BUS MATRIX REGISTER MAP

ess)		e								Bi	ts								
Virtual Addr (BF88_#	Register Name	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	_	_	_	_	_	BMX CHEDMA	_	_	_	_	_	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS	001F
2000	BIMACON	15:0	_	_	_	-	_	-	_	_	_	BMX WSDRM		_	_	BI	MXARB<2:()>	0041
2010		31:16	_	_	_	_	_	—	_	—	_	_	_	_	_	—	_	—	0000
2010	DIVIADAPDA	15:0	0 BMXDKPBA<15:0>							0000									
2020		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	0000
2020	BIVIADUDBA	15:0							BMXDUDBA<15:0>									0000	
2020		31:16	_	—	—		—	—	—	—		—			—	—	_		0000
2030	DIVINDUPBA' /	15:0								BMXDUP	BA<15:0>								0000
2040		31:16									S7 -21:05								xxxx
2040	BINIADRIVISZ	15:0								DIVIADRIVI	32<31.0>								xxxx
2050		31:16	_	—	—	_	—	—	—	—		—	_	-		BMXPUPE	3A<19:16>		0000
2050	DIVINFUFBA	15:0								BMXPUP	BA<15:0>								0000
2060	BMYDEMS7	31:16								BMYDEM	87-21:05								xxxx
2000	DIVIALLINISE	15:0									32<31.0>								xxxx
2070	BMYBOOTS7	31:16								BMYROOT	S7-21.0>								0000
2070	DIVINDOUT 32	15:0								DIVINDUU	52<31.0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24					_			
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	—	_	—	_	—	_	-
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	—	_	—	_	—	_	_
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	_	_			_			VREGS

REGISTER 6-4: PWRCON: POWER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 VREGS: Voltage Regulator Stand-by Enable bit

1 = Voltage regulator will remain active during Sleep

0 = Voltage regulator will go to Stand-by mode during Sleep

7.1 Interrupt Control Registers

TABLE 7-2: INTERRUPT REGISTER MAP

ess										Bits									
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000		31:16				1	—	—	—	—		—	—	_		١	_	_	0000
1000	INTCON	15:0	_	—	—	MVEC	-		TPC<2:0>		_	-	-	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT(3)	31:16	_	—	—	_	_	_	—	—	_	_	_	—	—	—	—	_	0000
1010	INTOTAL	15:0	—	—	—	—	—		SRIPL<2:0>		—	—			VEC<5:0)>			0000
1020	IPTMR	31:16					IPTMR<31:0>									0000			
		15:0	FORIE	DTOOLE	FOOME		00515			TOF		00415			TAIE		00015	10015	0000
1030	IFS0	31:16	FCEIF	RICCIF	FSCMIF				TOLE										0000
		15:0	DMASE						1215							COTIF	DMDEIE		0000
1040	IFS1	15.0	CNCIE	CNBIE	CNAIE	I2C1MIF	I2C1SIE	I2C2IVIII	LITXIE		UIFIE	SPI1TXIE	SPI1RXIE	SPI2TAII SPI1EIE	USBIF(2)	CMP3IF	CMP2IF	CMP1IF	0000
		31:16	FCEIE	RTCCIE	FSCMIE	AD1IE	OC5IE	IC5IE	IC5EIE	T5IE	INT4IE	OC4IE	IC4IE	IC4EIE	T4IE	INT3IE	OC3IE	IC3IE	0000
1060	IEC0	15:0	IC3EIE	T3IE	INT2IE	OC2IE	IC2IE	IC2EIE	T2IE	INT1IE	OC1IE	IC1IE	IC1EIE	T1IE	INTOIE	CS1IE	CS0IE	CTIE	0000
		31:16	DMA3IE	DMA2IE	DMA1IE	DMA0IE	CTMUIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	PMPEIE	PMPIE	0000
1070	IEC1	15:0	CNCIE	CNBIE	CNAIE	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1TXIE	SPI1RXIE	SPI1EIE	USBIE ⁽²⁾	CMP3IE	CMP2IE	CMP1IE	0000
4000	1000	31:16	_	—	—		INT0IP<2:0>		INTOIS	S<1:0>	_	_	—	C	S1IP<2:0>		CS1IS	S<1:0>	0000
1090	IPC0	15:0	_	_	_		CS0IP<2:0>		CS0IS	<1:0>	—	_	—	(CTIP<2:0>		CTIS	<1:0>	0000
1040		31:16	—	—	—		INT1IP<2:0>		INT1IS	6<1:0>	—	—	—	C	C1IP<2:0>		OC1IS	S<1:0>	0000
TUAU	IFCI	15:0	—	—	—		IC1IP<2:0>		IC1IS-	<1:0>	—	_	—		T1IP<2:0>		T1IS	<1:0>	0000
1080	IPC2	31:16	—	—	—		INT2IP<2:0>		INT2IS	6<1:0>	—	—	—	C	C2IP<2:0>		OC2IS	S<1:0>	0000
TUBU	1602	15:0	_	_	_		IC2IP<2:0>		IC2IS-	<1:0>	_	—	-		T2IP<2:0>		T2IS	<1:0>	0000
1000	IPC3	31:16	—	—	—		INT3IP<2:0>		INT3IS	6<1:0>	—	—	—	C	C3IP<2:0>		OC3IS	S<1:0>	0000
1000	11 00	15:0	_	—	—		IC3IP<2:0>		IC3IS-	<1:0>		—	_		T3IP<2:0>		T3IS-	<1:0>	0000
1000	IPC4	31:16	—	—	—		INT4IP<2:0>		INT4IS	S<1:0>	—	—	—	C	C4IP<2:0>		OC4IS	S<1:0>	0000
		15:0	_	—	—		IC4IP<2:0>		IC4IS	<1:0>	_	_	—		T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	—	—	—		AD1IP<2:0>		AD1IS	<1:0>	—		—	C	C5IP<2:0>		OC5IS	S<1:0>	0000
		15:0	—	—	—		IC5IP<2:0>		IC5IS-	<1:0>	—		—		T5IP<2:0>		T5IS	<1:0>	0000
10F0	IPC6	31:16	_	_	_	(CMP1IP<2:0	>	CMP1IS	S<1:0>	_	-	_	F	CEIP<2:0>		FCEIS	6<1:0>	0000
		15:0	—	—	—	F	RTCCIP<2:0>	>	RTCCIS	S<1:0>	—	-	—	FS	SCMIP<2:0>	>	FSCMI	S<1:0>	0000

Legend:

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX1XX devices.

3: This register does not have associated CLR, SET, INV registers.

10.0 PREFETCH CACHE

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 4.** "**Prefetch Cache**" (DS60001119), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching. The following are key features of the Prefetch Cache module:

- 16 fully associative lockable cache lines
- 16-byte cache lines
- Up to four cache lines allocated to data
- Two cache lines with address mask to hold repeated instructions
- Pseudo LRU replacement policy
- All cache lines are software writable
- 16-byte parallel memory fetch
- Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 10-1.



FIGURE 10-1: PREFETCH CACHE MODULE BLOCK DIAGRAM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—		—	—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—		—	—
15.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	ON ^(1,3)	—	SIDL ⁽⁴⁾	—	—		—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE ⁽³⁾	Т	CKPS<2:0>(3)	T32 ⁽²⁾	—	TCS ⁽³⁾	—

REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** Timer On bit^(1,3)
 - 1 = Module is enabled
 - 0 = Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit⁽⁴⁾
 - 1 = Discontinue module operation when the device enters Idle mode0 = Continue module operation when the device enters Idle mode

bit 12-8 Unimplemented: Read as '0'

- bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit⁽³⁾
 - When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6-4 **TCKPS<2:0>:** Timer Input Clock Prescale Select bits⁽³⁾

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3, and Timer5). All timer functions are set through the even numbered timers.
 - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

REGISTER 17-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

ICM<2:0>: Input Capture Mode Select bits

bit 2-0

- 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
- 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
- 101 = Prescaled Capture Event mode every sixteenth rising edge
- 100 = Prescaled Capture Event mode every fourth rising edge
- 011 = Simple Capture Event mode every rising edge
- 010 = Simple Capture Event mode every falling edge
- 001 = Edge Detect mode every edge (rising and falling)
- 000 = Input Capture module is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

18.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation. The following are some of the key features of the Output Compare module:

- Multiple Output Compare Modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base





REGISIC	ER 19-2: 31	PIXCONZ: 3		OL REGIST					
Bit Range	Bit 31/23/15/7	Bit Bit 31/23/15/7 30/22/14/6		Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	—	_		—	
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	_		—	
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	SPISGNEXT	—	—	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR	
7.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	
7.0	AUDEN ⁽¹⁾	_	—	_	AUDMONO ^(1,2)	_	AUDMOD)<1:0> ^(1,2)	

ICTED 10 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit
 - 1 = Data from RX FIFO is sign extended
 - 0 = Data from RX FIFO is not sign extended
- bit 14-13 Unimplemented: Read as '0'
- bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit
 - 1 = Frame Error overflow generates error events
 - 0 = Frame Error does not generate error events
- bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit
 - 1 = Receive overflow generates error events
 - 0 = Receive overflow does not generate error events
- bit 10 SPITUREN: Enable Interrupt Events via SPITUR bit
 - 1 = Transmit underrun generates error events
 - 0 = Transmit underrun does not generate error events
- bit 9 IGNROV: Ignore Receive Overflow bit (for Audio Data Transmissions)
 - 1 = A ROV is not a critical error; during ROV data in the FIFO is not overwritten by receive data 0 = A ROV is a critical error that stops SPI operation
- bit 8 IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)
 - 1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty
 - 0 = A TUR is a critical error that stops SPI operation
- bit 7 AUDEN: Enable Audio CODEC Support bit⁽¹⁾
- 1 = Audio protocol enabled
 - 0 = Audio protocol disabled
- bit 6-5 Unimplemented: Read as '0'

AUDMONO: Transmit Audio Data Format bit^(1,2) bit 3

- 1 = Audio data is mono (Each data word is transmitted on both left and right channels)
- 0 = Audio data is stereo
- bit 2 Unimplemented: Read as '0'

AUDMOD<1:0>: Audio Protocol Mode bit^(1,2) bit 1-0

- 11 = PCM/DSP mode
- 10 = Right-Justified mode
- 01 = Left-Justified mode
- $00 = I^2 S \mod e$
- **Note 1:** This bit can only be written when the ON bit = 0.
 - This bit is only valid for AUDEN = 1. 2:

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

29.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

29.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		—		—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	HC, R/W-y	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
	DSEN ⁽¹⁾	—	DSGPREN	RTCDIS	—	_	—	RTCCWDIS
7:0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	_	_	_	_	WAKEDIS	DSBOR ⁽²⁾	RELEASE

REGISTER 29-1: DSCON: DEEP SLEEP CONTROL REGISTER

Legend:	HC = Hardware Cleared	y = Value set from Config	guration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **DSEN:** Deep Sleep Enable bit⁽¹⁾
 - 1 = Deep Sleep mode is entered on a WAIT command
 - 0 = Sleep mode is entered on a WAIT command
- bit 14 Unimplemented: Read as '0'

bit 13 **DSGPREN:** General Purpose Registers Enable bit

- 1 = General purpose register retention is enabled in Deep Sleep mode
- 0 = No general purpose register retention in Deep Sleep mode

bit 12 RTCDIS: RTCC Module Disable bit

- 1 = RTCC module is not enabled
- 0 = RTCC module is enabled
- bit 11-9 Unimplemented: Read as '0'
- bit 8 RTCCWDIS: RTCC Wake-up Disable bit
 - 1 = Wake-up from RTCC is disabled
 - 0 = Wake-up from RTCC is enabled

bit 7-3 Unimplemented: Read as '0'

- bit 2 WAKEDIS: Wake-up Source Disable bit
 - 1 = External wake-up source is disabled
 - 0 = External wake-up source is enabled
- bit 1 DSBOR: Deep Sleep BOR Event Status bit⁽²⁾
 - 1 = DSBOREN was enabled and VDD dropped below the DSBOR threshold during Deep Sleep⁽²⁾ 0 = DSBOREN was disabled, or VDD did not drop below the DSBOR threshold during Deep Sleep

bit 0 **RELEASE:** I/O Pin State Release bit

- 1 = Upon waking from Deep Sleep, the I/O pins maintain their previous states
- 0 = Release I/O pins and allow their respective TRIS and LAT bits to control their states
- Note 1: To enter Deep Sleep mode, Sleep mode must be executed after setting the DSEN bit.
 - 2: Unlike all other events, a Deep Sleep Brown-out Reset (BOR) event will not cause a wake-up from Deep Sleep mode; this bit is present only as a status bit.

29.5.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- Control register lock sequence
- Configuration bit select lock

29.5.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the Configuration bit, PMDLOCK (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6.** "**Oscillator**" (DS60001112) in the "*PIC32 Family Reference Manual*" for details.

29.5.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The Configuration bit, PMDL1WAY (DEVCFG3<28>), blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

31.0 INSTRUCTION SET

The PIC32MX1XX/2XX XLP instruction set complies with the MIPS32[®] Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- Core extend instructions
- Coprocessor 1 instructions
- Coprocessor 2 instructions

Note: Refer to *"MIPS32[®] Architecture for Programmers Volume II: The MIPS32[®] Instruction Set"* at www.imgtec.com for more information.

FIGURE 33-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 33-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.5V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
OC10	TCCF	OCx Output Fall Time	—	—	—	ns	See parameter DO32
OC11	TccR	OCx Output Rise Time	—	—	_	ns	See parameter DO31

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 33-9: OCx/PWM MODULE TIMING CHARACTERISTICS



TABLE 33-28: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param No.	Symbol	Characteristics ⁽¹⁾	Min	Typical ⁽²⁾	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

35.0 PACKAGING INFORMATION

35.1 Package Marking Information

28-Lead SOIC



28-Lead QFN



44-Lead QFN



44-Lead TQFP



Example



Example



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.				
Note:	If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.					

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX			
Number of Pins	Ν		28				
Pitch	е		0.65 BSC				
Overall Height	Α	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3	0.20 REF					
Overall Width	E	6.00 BSC					
Exposed Pad Width	E2	3.65	3.70	4.20			
Overall Length	D	6.00 BSC					
Exposed Pad Length	D2	3.65	3.70	4.20			
Contact Width	b	0.23	0.30	0.35			
Contact Length	L	0.50	0.55	0.70			
Contact-to-Exposed Pad	К	0.20	-	-			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B