

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

Product Status	Active
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	34
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx274f256dt-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

#### TABLE 7: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES WITH VBAT

## 28-PIN QFN (TOP VIEW)<sup>(1,2,3,4)</sup>

#### PIC32MX155F128D PIC32MX175F256D

28

1

Pin #	Full Pin Name	Pin #	Full Pin Name
1	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/RB1	16	Vss
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2	17	VCAP
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/CTPLS/RB3	18	PGED1/RPB10/CTED11/PMD2/RB10
5	Vss	19	PGEC1/TMS/RPB11/PMD1/RB11
6	OSC1/CLKI/RPA2/RA2	20	AN12/PMD0/RB12
7	OSC2/CLKO/RPA3/PMA0/RA3	21	VBAT
8	SOSCI/RPB4/RB4 <sup>(5)</sup>	22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
9	SOSCO/RPA4/T1CK/CTED9/RA4	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
10	VDD	24	AVss
11	PGED3/RPB5/ASDA2/PMD7/RB5	25	AVDD
12	PGEC3/RPB6/ASCL2/PMD6/RB6	26	MCLR
13	TDI/RPB7/CTED3/PMD5/INT0/RB7	27	VREF+/AN0/C3INC/RPA0ASDA1//CTED1/PMA1/RA0
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8	28	VREF-/AN1/RPA1/ASCL1/CTED2/PMRD/RA1

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to VSs externally.

4: Shaded pins are 5V tolerant.

5: This is an input-only pin.

#### **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note:	To access the following documents, refer
	to the Documentation > Reference
	Manuals section of the Microchip PIC32
	website: http://www.microchip.com/pic32

- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 3. "Memory Organization" (DS60001115)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Compare" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167)
- Section 38. "High/Low Voltage Detect (HLVD)" (DS number pending)

### 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUs

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

### 2.1 Basic Connection Requirements

Getting started with the PIC32MX1XX/2XX 28/44-pin XLP Family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see 2.5 "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pins may be required:

• VREF+/VREF- pins – used when external voltage reference for the ADC module is implemented

Note: The AVDD and AVss pins must be connected, regardless of ADC use and the ADC voltage reference source.

### 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1  $\mu$ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

#### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source.For detailed information, refer to **Section 3.** "Memory Organization" (DS60001115), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/44-pin XLP Family microcontrollers provide 4 GB unified virtual memory address space. All memory regions, including program, data memory, Special Function Registers (SFRs), and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX1XX/2XX 28/44pin XLP Family devices to execute from data memory.

Key features include:

- 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/KSEG1) mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate Boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

#### 4.1 PIC32MX1XX/2XX 28/44-pin XLP Family Memory Layout

PIC32MX1XX/2XX 28/44-pin XLP Family microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX1XX/2XX 28/44pin XLP Family devices are illustrated in Figure 4-1 and Figure 4-2.

Table 4-1 provides SFR memory map details.

#### TABLE 4-1: SFR MEMORY MAP

	Virtual A	Address
Peripheral	Base	Offset Start
Deep Sleep Controller		0x0000
RTCC		0x0200
Timer1-Timer5		0x0600
Input Capture 1-5		0x2000
Output Compare 1-5		0x3000
I2C1 and I2C2		0x5000
SPI1 and SPI2		0x5800
UART1 and UART2		0x6000
PMP		0x7000
ADC		0x9000
CVREF	UXBF80	0x9800
Comparator		0xA000
CTMU		0xA200
Oscillator, Reset		0xF000
Device and Revision ID		0xF220
Peripheral Module Disable		0xF240
Flash Controller		0xF400
Watchdog Timer		0xF600
PPS		0xFA00
HLVD		0xFC00
Interrupts		0x1000
Bus Matrix		0x2000
DMA		0x3000
Prefetch	0XRF88	0x4000
USB		0x5000
PORTA-PORTC		0x6000
Configuration	0xBFC0	0x2FF0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R	R	R	R	R	R	R	R		
31.24	BMXDRMSZ<31:24>									
00.40	R	R	R	R	R	R	R	R		
23:16	BMXDRMSZ<23:16>									
45.0	R	R	R	R	R	R	R	R		
15:8				BMXDRI	MSZ<15:8>					
7.0	R	R	R	R	R	R	R	R		
7:0	BMXDRMSZ<7:0>									

#### **BMXDRMSZ: DATA RAM SIZE REGISTER REGISTER 4-5:**

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits Static value that indicates the size of the Data RAM in bytes: 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

#### **REGISTER 4-6:** BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
31.24	—	—	—	—	_		—	—						
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0						
23:16	—	—	_	—	BMXPUPBA<19:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0						
15:8	BMXPUPBA<15:8>													
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
7:0				BMXPU	BMXPUPBA<7:0>									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

This value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

#### TABLE 9-3: DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)

ess										Bi	its								
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000		31:16	—	—	-	—	—	—	—	—	—	-	—	—	-	-	—	—	0000
3280	DCH2CPTR	15:0								CHCPT	R<15:0>								0000
	DOUGDAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3290	DCH2DA1	15:0	_	_	_	_	_	_	_	_				CHPDA	AT<7:0>				0000
0040	DOUDOON	31:16	_	_				_		_	_	—	—	_	_	—	_		0000
32AU	DCH3CON	15:0	CHBUSY	—	—		—			CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000
32B0		31:16	_	—	—	—	—	—	—					CHAIR	Q<7:0>				OOFF
0200	DONOLOON	15:0			-	CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
32C0	DCH3INT	31:16	_	_	—	—	—	—	—		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0200	20110111	15:0	—	—	—	—	—	—	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16		CHSSA<31:0>															
		15:0																	0000
32E0	DCH3DSA	15:0		CHDSA<31:0>															
2050	DOUBSOIT	31:16	—	—	—	—	—	_	—	—	—	—	—	_	—	—	—	—	0000
32FU	DCH353IZ	15:0								CHSSIZ	Z<15:0>								0000
3300	DCH3DSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0000	DONODOL	15:0			-		-			CHDSIZ	Z<15:0>								0000
3310	DCH3SPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
00.0	2011001 111	15:0								CHSPT	R<15:0>								0000
3320	DCH3DPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0				r				CHDPT	R<15:0>								0000
3330	<b>DCH3CSIZ</b>	31:16	—	—		—		—				—	—	—	—	—	—	—	0000
		15:0				1				CHCSIZ	Z<15:0>								0000
3340	<b>DCH3CPTR</b>	31:16	_	_	—	—	—		—	-	-	_	_			_	_		0000
<u> </u>		15:0				1				CHCPT	K<15:0>								0000
3350	DCH3DAT	31:16	—	—	_	_	_	_	_	-	—	—	—		— T :7:0:	—	—	—	0000
		15:0			_	_	_		_					CHPDA	AT<7:0>				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24				CHEPFAB	T<31:24>						
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	CHEPFABT<23:16>										
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	CHEPFABT<15:8>										
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
7.0				CHEPFABT<7:0>							
Legend	:										
R = Rea	dable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'				

#### REGISTER 10-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

'1' = Bit is set

#### bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

-n = Value at POR

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

'0' = Bit is cleared

x = Bit is unknown

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	—	—	—	—		—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—		—	—
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	R/W-0	R/W-0
10.0	ON <sup>(1)</sup>	—	SIDL	TWDIS	TWIP		TECS	6<1:0>
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE		TCKP	S<1:0>		TSYNC	TCS	

#### REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer On bit<sup>(1)</sup>
  - 1 = Timer is enabled
  - 0 = Timer is disabled

#### bit 14 Unimplemented: Read as '0'

#### bit 13 **SIDL:** Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode0 = Continue module operation when the device enters Idle mode

#### bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

- 1 = Writes to Timer1 are ignored until pending write operation completes
- 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

#### bit 11 TWIP: Asynchronous Timer Write in Progress bit

#### In Asynchronous Timer mode:

- 1 = Asynchronous write to the Timer1 register in progress
- 0 = Asynchronous write to Timer1 register is complete
- In Synchronous Timer mode:

This bit is read as '0'.

- bit 10 Unimplemented: Read as '0'
- bit 9-8 TECS<1:0>: Timer1 External Clock Selection bits
  - 11 = Reserved
    - 10 = External clock comes from the LPRC
    - 01 = External clock comes from the T1CK pin
    - 00 = External clock comes from the SOSC

#### bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit

When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation is enabled

#### 0 = Gated time accumulation is disabled

#### bit 6 Unimplemented: Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 5-4 **TCKPS<1:0>:** Timer Input Clock Prescale Select bits
  - 11 = 1:256 prescale value
  - 10 = 1:64 prescale value
  - 01 = 1:8 prescale value
  - 00 = 1:1 prescale value
- bit 3 Unimplemented: Read as '0'
- bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit
  - <u>When TCS = 1:</u> 1 = External clock input is synchronized
    - 0 = External clock input is not synchronized
    - When TCS = 0:
    - This bit is ignored.
- bit 1 **TCS:** Timer Clock Source Select bit 1 = External clock is defined by the TECS<1:0> bits 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
01.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	_	—	—
45-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	—	SIDL	—	—	_	FEDGE	C32
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	ICTMR	ICI<1:0>		ICOV	ICBNE	ICM<2:0>		

#### REGISTER 17-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Bit Value at POR: ('0', '1', x = unkno	own)	P = Programmable bit	r = Reserved bit

bit 31-16	Unimplemented: Read as '0'
bit 15	<b>ON:</b> Input Capture Module Enable bit <sup>(1)</sup>
	1 = Module is enabled
	0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Control bit
	1 = Halt in Idle mode
	0 = Continue to operate in Idle mode
bit 12-10	Unimplemented: Read as '0'
bit 9	FEDGE: First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)
	1 = Capture rising edge first
	0 = Capture falling edge first
bit 8	C32: 32-bit Capture Select bit
	1 = 32-bit timer resource capture
	0 = 16-bit timer resource capture
bit 7	ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')
	0 = Timer3 is the counter source for capture
	1 = Timer2 is the counter source for capture
bit 6-5	ICI<1:0>: Interrupt Control bits
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = 1 Interrupt on every second capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow has occurred
	0 = No input capture overflow has occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	1 = Input capture buffer is not empty; at least one more capture value can be read
	0 = Input capture buffer is empty
Noto 1.	When using 1:1 DRCLK divisor, the user's software should not read/write the peripheral's SEDs in the
NOLE 1.	SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### REGISTER 21-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED) bit 10 UTXEN: Transmit Enable bit 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1) 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset The event of disabling an enabled transmitter will release the TX pin to the PORT function and Note: reset the transmit buffers to empty. Any pending transmission is aborted and data characters in the transmit buffers are lost. All transmit status flags are cleared and the TRMT bit is set bit 9 UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only) 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer URXISEL<1:0>: Receive Interrupt Mode Selection bit bit 7-6 11 = Reserved10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character) bit 5 **ADDEN:** Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled bit 4 **RIDLE:** Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received PERR: Parity Error Status bit (read-only) bit 3 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected bit 1 **OERR:** Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed bit 0 **URXDA:** Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 =Receive buffer is empty

#### REGISTER 22-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

- bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits<sup>(1)</sup>
  - 11 = Wait of 4 Трв
  - 10 = Wait of 3 TPB
  - 01 = Wait of 2 Трв
  - 00 = Wait of 1 TPB (default)

For Read operations:

- 11 = Wait of 3 TPB
- 10 = Wait of 2 TPB
- 01 = Wait of 1 ТРВ
- 00 = Wait of 0 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
  - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

# PIC32MX1XX/2XX 28/44-PIN XLP FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	—	—	—	—	—	—		
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
15:8	—	WCS1	—	—	—	WADDR<10:8>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		WADDR<7:0>								

#### PMWADDR: PARALLEL PORT WRITE ADDRESS REGISTER **REGISTER 22-6:**

adable bit
adable bit

Legend:

W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-15 Unimplemented: Read as '0'

bit 14 WCS1: Chip Select 1 bit

1 = Chip Select 1 is active

- 0 = Chip Select 1 is inactive
- bit 14-11 Unimplemented: Read as '0'
- bit 10-0 WADDR<10:0>: Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

#### TABLE 33-6: LOW-VOLTAGE DETECT CHARACTERISTICS

DC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No. Symbol Chara			octeristic	Min.	Тур.	Max.	Units	Conditions
HLV10	Vhlvd	HLVD Voltage on VDD	LVDL<3:0> = 0100 <sup>(1)</sup>	_	3.59		V	
	Transi	Transition	LVDL<3:0> = 0101	—	3.44		V	—
			LVDL<3:0> = 0110	_	3.13		V	—
			LVDL<3:0> = 0111	—	2.92		V	—
			LVDL<3:0> = 1000	_	2.81		V	—
			LVDL<3:0> = 1001	—	2.60		V	—
			LVDL<3:0> = 1010	_	2.50		V	—
HLV11	VHTHL	HLVD Voltage on HLVDIN Pin Transition	LVDL<3:0> = 1111	—	1.20	—	V	—

Note 1: Trip points for values of HLVD<3:0>, from '0000' to '0011' and '1001' to '1110' are not implemented.

#### FIGURE 33-3: I/O TIMING CHARACTERISTICS



#### TABLE 33-22: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Ope (unless other Operating tem	erating Co wise state perature	nditions: 2. ed) -40°C ≤ TA -40°C ≤ TA	<b>5V to 3.6\</b> ≤ +85°C fo ≤ +105°C f	/ or Industrial for V-temp	
Param. No. Symbol Characteris			stics <sup>(2)</sup>	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
DO31	TIOR	Port Output Rise Time			5	15	ns	Vdd < 2.0V
				_	5	10	ns	Vdd > 2.0V
DO32	TIOF	Port Output Fall Time		_	5	15	ns	Vdd < 2.0V
				_	5	10	ns	Vdd > 2.0V
DI35	TINP	INTx Pin High or Low Time		20	—	_	ns	_
DI40	Trbp	CNx High or Low Tir	me (input)	2	10		TSYSCLK	_

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

**2:** This parameter is characterized, but not tested in manufacturing.

# PIC32MX1XX/2XX 28/44-PIN XLP FAMILY



#### FIGURE 33-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

#### TABLE 33-32: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions: 2.5V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature -40°C} \leq TA \leq +85°C \mbox{ for Industrial} \\ -40°C \leq TA \leq +105°C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	—		ns	—	
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	—	_	ns	—	
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	—	
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	—	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	—	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	—		ns	See parameter DO31	
SP35	TscH2doV,	SDOx Data Output Valid after	—	—	20	ns	VDD > 2.7V	
	TscL2doV	SCKx Edge		—	30	ns	Vdd < 2.7V	
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10		_	ns	_	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input	175			ns		

**Note 1:** These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 3: The minimum clock period for SCKx is 50 ns.
- 4: Assumes 50 pF load on all SPIx pins.

#### TABLE 33-35: ADC MODULE SPECIFICATIONS

	AC CHAF	RACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: } 2.5V \ to \ 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \ for \ Industrial \\ & -40^\circ C \leq TA \leq +105^\circ C \ for \ V-temp \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
Device	Supply							
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.5	—	Lesser of VDD + 0.3 or 3.6	V	_	
AD02	AVss	Module Vss Supply	Vss	—	AVDD	V	(Note 1)	
Referen	nce Inputs							
AD05 AD05a	Vrefh	Reference Voltage High	AVss + 2.0 2.5		AVDD 3.6	V V	<b>(Note 1)</b> VREFH = AVDD <b>(Note 3)</b>	
AD06	Vrefl	Reference Voltage Low	AVss	—	Vrefh – 2.0	V	(Note 1)	
AD07	Vref	Absolute Reference Voltage (VREFH – VREFL)	2.0	—	AVdd	V	(Note 3)	
AD08 AD08a	IREF	Current Drain		250 —	400 3	μΑ μΑ	ADC operating ADC off	
Analog	Input							
AD12	VINH-VINL	Full-Scale Input Span	VREFL	—	VREFH	V	—	
AD13	VINL	Absolute Vın∟ Input Voltage	AVss - 0.3		AVdd/2	V	—	
AD14	Vin	Absolute Input Voltage	AVss - 0.3	—	AVDD + 0.3	V	—	
AD15	-	Leakage Current	—	±0.001	±0.610	μA	$\label{eq:VINL} \begin{array}{l} VINL = AVSS = VREFL = 0V,\\ AVDD = VREFH = 3.3V\\ \textbf{Source Impedance} = 10 \ k\Omega \end{array}$	
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	5k	Ω	(Note 1)	
ADC Ac	curacy – N	leasurements with Exte	rnal VREF+/V	REF-				
AD20c	Nr	Resolution		10 data bit	S	bits	—	
AD21c	INL	Integral Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V	
AD22c	DNL	Differential Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)	
AD23c	Gerr	Gain Error	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V	
AD24c	EOFF	Offset Error	> -1	_	< 1	Lsb	VINL = AVSS = 0V, AVDD = 3.3V	
AD25c		Monotonicity	—	—	—		Guaranteed	

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

**5:** The ADC module is functional at VBORMIN < VDD < 2.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	MILLIMETERS				
Dimensior	MIN	NOM	MAX		
Number of Pins	N	44			
Pitch	е		0.65 BSC		
Overall Height	Α	0.80 0.90 1.0			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B