



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	14
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f13k50-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.7 Oscillator Start-up Timer

The Primary External Oscillator, when configured for LP, XT or HS modes, incorporates an Oscillator Start-up Timer (OST). The OST ensures that the oscillator starts and provides a stable clock to the oscillator module. The OST times out when 1024 oscillations on OSC1 have occurred. During the OST period, with the system clock set to the Primary External Oscillator, the program counter does not increment suspending program execution. The OST period will occur following:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Wake-up from Sleep
- Oscillator being enabled
- Expiration of Power-up Timer (PWRT)

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Start-up mode can be selected. See **Section 2.12** "**Two-Speed Start-up Mode**" for more information.

# 2.8 Clock Switching

The device contains circuitry to prevent clock "glitches" due to a change of the system clock source. To accomplish this, a short pause in the system clock occurs during the clock switch. If the new clock source is not stable (e.g., OST is active), the device will continue to execute from the old clock source until the new clock source becomes stable. The timing of a clock switch is as follows:

- 1. SCS<1:0> bits of the OSCCON register are modified.
- 2. The system clock will continue to operate from the old clock until the new clock is ready.
- Clock switch circuitry waits for two consecutive rising edges of the old clock after the new clock is ready.
- 4. The system clock is held low, starting at the next falling edge of the old clock.
- 5. Clock switch circuitry waits for an additional two rising edges of the new clock.
- 6. On the next falling edge of the new clock, the low hold on the system clock is release and the new clock is switched in as the system clock.
- 7. Clock switch is complete.

Refer to Figure 2-5 for more details.

	Start up Timp <sup>3</sup>		Sigos	Byne		 Rija	adeseg
New Clock				·····		 	
New Clik Ready		·····•				 	
IRCF <2:0>	Balani Old X – Balani Naw						
System Clock						 	
- Loss Spread 3	Sgli Speed						
Low Spined 1 Old Olarit	B <b>gh Spand</b> 	 				 Rim	nuð
Low Sphod 1 Old Clock New Clock _	Sigh Speed Start as Tage <sup>(2)</sup>	C3				 \$2.373 	
Low Speed 1 Old Clock New Clock _ New Clock	991 Speed  Open 05 Time (2 )		 xik 8yno 		······	 	
Low Opeed 1 Old Clock New Clock _ New Clk Ready New Clk Ready	991: Speed 				······		

# FIGURE 2-5: CLOCK SWITCH TIMING

# 3.3.3 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 3-5 and Figure 3-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 3.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 3.3.4 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

# 3.3.5 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F60h to FFFh). A list of these registers is given in Table 3-1 and Table 3-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

# 3.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom section of Bank 0, this mode maps the contents from a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 3.3.3 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 3-10.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

# 3.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 25.2 "Extended Instruction Set"**.

# FIGURE 3-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RABPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	—	RABIP
bit 7							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 7	<b>RABPU</b> : POF 1 = All PORT 0 = PORTA a WPUA ar	RTA and PORT A and PORTB and PORTB pu nd WPUB bits :	B Pull-up Ena pull-ups are d l-ups are enal are set.	ble bit lisabled bled provided	that the pin is ar	n input and the	corresponding
bit 6	INTEDG0: Ex 1 = Interrupt 0 = Interrupt	ternal Interrup on rising edge on falling edge	0 Edge Selec	ct bit			
bit 5	INTEDG1: Ex 1 = Interrupt 0 = Interrupt	ternal Interrupt on rising edge on falling edge	1 Edge Selec	ct bit			
bit 4	INTEDG2: Ex 1 = Interrupt 0 = Interrupt	ternal Interrupt on rising edge on falling edge	2 Edge Selec	ct bit			
bit 3	Unimplemen	ted: Read as '	כי				
bit 2	TMROIP: TMF	R0 Overflow Int	errupt Priority	bit			
	1 = High prio $0 = Low prior$	rity ity					
bit 1	Unimplemen	ted: Read as '	כי				
bit 0	RABIP: RA a	nd RB Port Ch	ange Interrupt	Priority bit			
	1 = High prio 0 = Low prior	rity ity					
Note: Inte	rrupt flag bits a	re set when an	interrupt				

# REGISTER 7-2: INTCON2: INTERRUPT CONTROL 2 REGISTER

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit. User software should ensure
	the appropriate interrupt flag bits are clear
	prior to enabling an interrupt. This feature
	allows for software polling.

# 9.5 Port Slew Rate Control

The output slew rate of each port is programmable to select either the standard transition rate or a reduced transition rate of 0.1 times the standard to minimize EMI. The reduced transition time is the default slew rate for all ports.

### REGISTER 9-17: SLRCON: SLEW RATE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
—	—	—	—	—	SLRC	SLRB	SLRA
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	SLRC: PORTC Slew Rate Control bit
	<ul><li>1 = All outputs on PORTC slew at 0.1 times the standard rate</li><li>0 = All outputs on PORTC slew at the standard rate</li></ul>
bit 1	SLRB: PORTB Slew Rate Control bit
	<ul><li>1 = All outputs on PORTB slew at 0.1 times the standard rate</li><li>0 = All outputs on PORTB slew at the standard rate</li></ul>
bit 0	SLRA: PORTA Slew Rate Control bit
	<ul> <li>1 = All outputs on PORTA slew at 0.1 times the standard rate<sup>(1)</sup></li> <li>0 = All outputs on PORTA slew at the standard rate</li> </ul>

Note 1: The slew rate of RA4 defaults to standard rate when the pin is used as CLKOUT.

# 10.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 10-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 10-1. Figure 10-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

#### REGISTER 10-1: TOCON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:							
R = Readable	bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'			
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	TMR0ON: Timer0 On/Off Control bit						
	1 = Enables Timer0						
	0 = Stops Tin	ner0					
bit 6	T08BIT: Time	er0 8-bit/16-bit Control bit					
	1 = Timer0 is 0 = Timer0 is	configured as an 8-bit timer	/counter /counter				
bit 5	TOCS: Timer	0 Clock Source Select bit					
	1 = Transition	n on T0CKI pin					
	0 = Internal i	nstruction cycle clock (CLKO	DUT)				
bit 4	T0SE: Timer	0 Source Edge Select bit					
	1 = Incremer	nt on high-to-low transition or	n TOCKI pin				
	0 = Incremer	nt on low-to-high transition or	n T0CKI pin				
bit 3	PSA: Timer0	Prescaler Assignment bit					
	1 = TImer0 p 0 = Timer0 p	rescaler is NOT assigned. Ti rescaler is assigned. Timer0	imer0 clock input bypasses pr clock input comes from presc	escaler. aler output.			
bit 2-0	T0PS<2:0>:	Timer0 Prescaler Select bits		·			
	111 <b>= 1:256</b>	prescale value					
	110 <b>= 1:128</b>	prescale value					
	101 = 1:64 p	rescale value					
	100 = 1:32 p	rescale value					
	011 = 1.10  p 010 = 1.8  p	rescale value					
	001 = 1:4 p	rescale value					
	000 = 1:2 p	rescale value					

# PIC18(L)F1XK50

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RABIE	TMR0IF	INT0IF	RABIF	275
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	278
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	278
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	278
TMR1L	Timer1 Reg	gister, Low B	yte						276
TMR1H	Timer1 Reg	gister, High E	Byte						276
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	276
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	278
ANSELH	—	—	—	—	ANS11	ANS10	ANS9	ANS8	278
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	276

# TABLE 11-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

# PIC18(L)F1XK50

Note 1: The auto-shutdown condition is а level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist. 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists. 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period. 4: Prior to an auto-shutdown event caused by a comparator output or INT pin event, a software shutdown can be triggered in firmware by setting the CCPxASE bit to a '1'. The auto-restart feature tracks the active status of a shutdown caused by a comparator output or INT pin event only so, if it is enabled at this time. It will immediately clear this bit and restart the ECCP

module at the beginning of the next PWM

period.

# FIGURE 14-12: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PRSEN = 0)



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	

# REGISTER 14-3: PWM1CON: ENHANCED PWM CONTROL REGISTER

bit 7	<ul> <li>PRSEN: PWM Restart Enable bit</li> <li>1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically</li> <li>0 = Upon auto-shutdown, ECCPASE must be cleared by software to restart the PWM</li> </ul>
bit 6-0	PDC<6:0>: PWM Delay Count bits PDCn = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active

# 14.4.8 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from HFINTOSC and the postscaler may not be stable immediately.

In PRI\_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

### 14.4.8.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the RC\_RUN Power-Managed mode and the OSCFIF bit of the PIR2 register will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

# 14.4.9 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the enhanced CCP module to reset to a state compatible with the standard CCP module.

# 17.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

### 17.2.3 DISCHARGE

The discharge phase is used to initialize the value of the capacitor array. The array is discharged after every sample. This feature helps to optimize the unity-gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

#### 17.2.4 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared by software. The ADRESH:ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Unconverted bits will match the last bit converted.

**Note:** A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 17.2.5 DELAY BETWEEN CONVERSIONS

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, the currently selected channel is reconnected to the charge holding capacitor commencing the next acquisition.

#### 17.2.6 ADC OPERATION IN POWER-MANAGED MODES

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D FRC clock source should be selected.

### 17.2.7 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

#### 17.2.8 SPECIAL EVENT TRIGGER

The CCP1 Special Event Trigger allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 or Timer3 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See **Section 14.3.4** "**Special Event Trigger**" for more information.

# 18.4 Comparator Interrupt Operation

The comparator interrupt flag can be set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusiveor gate (see Figure 18-2 and Figure 18-3). One latch is updated with the comparator output level when the CMxCON0 register is read. This latch retains the value until the next read of the CMxCON0 register or the occurrence of a Reset. The other latch of the mismatch circuit is updated on every Q1 system clock. A mismatch condition will occur when a comparator output change is clocked through the second latch on the Q1 clock cycle. At this point the two mismatch latches have opposite output levels which is detected by the exclusive-or gate and fed to the interrupt circuitry. The mismatch condition persists until either the CMxCON0 register is read or the comparator output returns to the previous state.

- Note 1: A write operation to the CMxCON0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle.
  - **2:** Comparator interrupts will operate correctly regardless of the state of CxOE.

The comparator interrupt is set by the mismatch edge and not the mismatch level. This means that the interrupt flag can be reset without the additional step of reading or writing the CMxCON0 register to clear the mismatch registers. When the mismatch registers are cleared, an interrupt will occur upon the comparator's return to the previous state, otherwise no interrupt will be generated.

Software will need to maintain information about the status of the comparator output, as read from the CMxCON0 register, or CM2CON1 register, to determine the actual change that has occurred. See Figures 18-4 and 18-5.

The CxIF bit of the PIR2 register is the comparator interrupt flag. This bit must be reset by software by clearing it to '0'. Since it is also possible to write a '1' to this register, an interrupt can be generated.

In mid-range Compatibility mode the CxIE bit of the PIE2 register and the PEIE and GIE bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CxIF bit of the PIR2 register will still be set if an interrupt condition occurs.

# 18.4.1 PRESETTING THE MISMATCH LATCHES

The comparator mismatch latches can be preset to the desired state before the comparators are enabled. When the comparator is off the CxPOL bit controls the CxOUT level. Set the CxPOL bit to the desired CxOUT non-interrupt level while the CxON bit is cleared. Then, configure the desired CxPOL level in the same instruction that the CxON bit is set. Since all register writes are performed as a Read-Modify-Write, the mismatch latches will be cleared during the instruction Read phase and the actual configuration of the CxON and CxPOL bits will be occur in the final Write phase.

FIGURE 18-4:

#### COMPARATOR INTERRUPT TIMING WITHOUT CMxCON0 READ



#### FIGURE 18-5: COMPARATOR INTERRUPT TIMING WITH CMxCON0 READ



Note 1: If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF interrupt flag of the PIR2 register may not get set.

2: When either comparator is first enabled, bias circuitry in the Comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1  $\mu$ s for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

# 19.1.3 MULTIPLE FUNCTIONS OF THE SLEEP COMMAND

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit of the OSCCON register at the time the instruction is executed. All clocks stop and minimum power is consumed when SLEEP is executed with the IDLEN bit cleared. The system clock continues to supply a clock to the peripherals but is disconnected from the CPU when SLEEP is executed with the IDLEN bit set.

# 19.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

# 19.2.1 PRI\_RUN MODE

The PRI\_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 2.12 "Two-Speed Start-up Mode"** for details). In this mode, the device operated off the oscillator defined by the FOSC bits of the CONFIGH Configuration register.

# 19.2.2 SEC\_RUN MODE

In SEC\_RUN mode, the CPU and peripherals are clocked from the secondary external oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC\_RUN mode is entered by setting the SCS<1:0> bits of the OSCCON register to '01'. When SEC\_RUN mode is active all of the following are true:

- The main clock source is switched to the secondary external oscillator
- Primary external oscillator is shut down
- T1RUN bit of the T1CON register is set
- OSTS bit is cleared.

Note:	The secondary external oscillator should							
	already be running prior to entering							
	SEC_RUN mode. If the T1OSCEN bit is							
	not set when the SCS<1:0> bits are set to							
	'01', entry to SEC_RUN mode will not							
	occur until T1OSCEN bit is set and							
	secondary external oscillator is ready.							

# 19.2.3 RC\_RUN MODE

In RC\_RUN mode, the CPU and peripherals are clocked from the internal oscillator. In this mode, the primary external oscillator is shut down. RC\_RUN mode provides the best power conservation of all the Run modes when the LFINTOSC is the system clock.

RC\_RUN mode is entered by setting the SCS1 bit. When the clock source is switched from the primary oscillator to the internal oscillator, the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

### 22.2.4 USB ENDPOINT CONTROL

Each of the eight possible bidirectional endpoints has its own independent control register, UEPn (where 'n' represents the endpoint number). Each register has an identical complement of control bits. The prototype is shown in Register 22-4.

The EPHSHK bit (UEPn<4>) controls handshaking for the endpoint; setting this bit enables USB handshaking. Typically, this bit is always set except when using isochronous endpoints.

The EPCONDIS bit (UEPn<3>) is used to enable or disable USB control operations (SETUP) through the endpoint. Clearing this bit enables SETUP transactions. Note that the corresponding EPINEN and EPOUTEN bits must be set to enable IN and OUT transactions. For Endpoint 0, this bit should always be cleared since the USB specifications identify Endpoint 0 as the default control endpoint.

The EPOUTEN bit (UEPn<2>) is used to enable or disable USB OUT transactions from the host. Setting this bit enables OUT transactions. Similarly, the EPINEN bit (UEPn<1>) enables or disables USB IN transactions from the host.

The EPSTALL bit (UEPn<0>) is used to indicate a STALL condition for the endpoint. If a STALL is issued on a particular endpoint, the EPSTALL bit for that endpoint pair will be set by the SIE. This bit remains set until it is cleared through firmware, or until the SIE is reset.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	EPHSHK	EPCONDIS	EPOUTEN	EPINEN	EPSTALL <sup>(1)</sup>
bit 7							bit 0

# REGISTER 22-4: UEPn: USB ENDPOINT n CONTROL REGISTER (UEP0 THROUGH UEP7)

Legend:							
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	it, read as '0'			
-n = Value a	It POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7-5	Unimpleme	nted: Read as '0'					
bit 4	EPHSHK: EI	ndpoint Handshake Enab	ole bit				
	1 = Endpoin	t handshake enabled					
	0 = Endpoin	t handshake disabled (ty	pically used for isochronous e	ndpoints)			
bit 3	EPCONDIS:	Bidirectional Endpoint C	ontrol bit				
	If EPOUTEN	= 1 and EPINEN = 1:					
	1 = Disable	Endpoint n from control t	transfers; only IN and OUT tra	nsfers allowed			
1.11.0		Endpoint n for control (St	ETUP) transfers; in and OUT	transfers also allowed			
bit 2	EPOUIEN:	Endpoint Output Enable	DIT				
hit 1							
bit i							
	0 = Endpoint						
bit 0	EPSTALL: Endpoint STALL Enable bit <sup>(1)</sup>						
	1 = Endpoint	n is stalled	lled				
	0 = Endpoint n is not stalled						

**Note 1:** Valid only if Endpoint n is enabled; otherwise, the bit is ignored.

# REGISTER 22-5: BDnSTAT: BUFFER DESCRIPTOR n STATUS REGISTER (BD0STAT THROUGH BD31STAT), CPU MODE (DATA IS WRITTEN TO THE SIDE)

R/W-x	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
UOWN <sup>(1)</sup>	DTS <sup>(2)</sup>	(3)	(3)	DTSEN	BSTALL	BC9	BC8	
bit 7		·					bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	UOWN: USB	Own bit <sup>(1)</sup>						
	0 = The micro	ocontroller core	owns the BI	D and its corres	ponding buffer			
bit 6	DTS: Data To	ggle Synchroni	zation bit <sup>(2)</sup>					
	1 = Data 1 pa	acket						
	0 = Data 0 pa	acket			(2)			
bit 5-4	Unimplemen	ted: These bits	should alwa	ys be programi	med to '0'(3).			
bit 3	DTSEN: Data	Toggle Synchr	onization En	able bit				
	1 = Data togethered	gle synchroniza	ation is enable	led; data packe	ets with incorrect	ct Sync value v	vill be ignored	
	except to	r a SETUP trar	isaction, which	ch is accepted or	even if the data	toggle bits do i	not match	
hit 2		for Stall Enable	hit	lonneu				
DIL Z	1 - Buffer etc		UIL VII hondohol	ke issued if a to	kan in raadiyad	that would use	the PD in the	
	i = Buller sta	ation (UOWN b	it remains se	t. BD value is u	inchanged)			
	0 = Buffer sta	all disabled		-,				
bit 1-0	BC<9:8>: Byt	e Count 9 and	8 bits					
	The byte cour	nt bits represen	t the number	of bytes that w	vill be transmitte	d for an IN tok	en or received	
	during an OU	T token. Togeth	ner with BC<7	7:0>, the valid b	oyte counts are	0-1023.		
Note 1: Thi	is bit must be ini	itialized by the	user to the de	esired value pri	or to enabling tl	he USB module	Э.	
<b>2</b> • Thi	is hit is ignored		_ 1	•	0			

- 2: This bit is ignored unless DTSEN = 1.
  - **3:** If these bits are set, USB communication may not work. Hence, these bits should always be maintained as '0'.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	_	_		_		CP1	CP0
300009h	CONFIG5H	CPD	CPB	—	—	_	—	—	_
30000Ah	CONFIG6L	-	-	_	—		_	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	_	—	—	_
30000Ch	CONFIG7L	-		_	—	-	_	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	—	_	—	—	_

#### TABLE 24-3: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

#### 24.3.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit cleared to '0', a table READ instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-3 through 24-5 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

# FIGURE 24-3: TABLE WRITE (WRTn) DISALLOWED



PIC18LF1XK50			Standard Operating Conditions (unless otherwise stated)						
PIC18F1XK50			Standard Operating Conditions (unless otherwise stated)						
Param. No.	Device Characteristics		<b>T</b>	Max.	Max.	Units	Conditions		
		win.	тур.т	+85°C	+125°C		Vdd	Note	
Power-down Base Current (IPD) <sup>(2)</sup>									
D027			0.024	1.0	7.0	μA	1.8	WDT, BOR, FVR, Voltage	
		—	0.078	2.0	9.0	μΑ	3.0	Regulator and T1OSC disabled, all Peripherals Inactive	
D027		_	3.5	9	13	μΑ	1.8	WDT, BOR, FVR and T1OSC	
			4.0	13	16	μΑ	3.0	disabled, all Peripherals Inactive	
		—	5.0	18	21	μΑ	5.0		
	Power-down Module Curre	nt							
D028		_	0.5	4.0	8.0	μΑ	1.8	LPWDT Current <sup>(1)</sup>	
		—	0.8	5.0	10.0	μΑ	3.0		
D028			7	11	15	μΑ	1.8	LPWDT Current <sup>(1)</sup>	
			10	15	18	μΑ	3.0		
		—	11	20	23	μΑ	5.0		
D029		—	12	20	25	μΑ	1.8	FVR current <sup>(3)</sup>	
		—	20	30	35	μΑ	3.0		
D029			28	42	50	μΑ	1.8	FVR current <sup>(3, 5)</sup>	
		—	36	46	55	μΑ	3.0		
		—	39	49	60	μΑ	5.0		
D030		_	6	15	20	μΑ	3.0	BOR Current <sup>(1, 3)</sup>	
D030			12	35	40	μΑ	3.0	BOR Current <sup>(1, 3, 5)</sup>	
		—	14	40	45	μΑ	5.0		
D031			0.79	4.0	6.0	μΑ	1.8	T1OSC Current <sup>(1)</sup>	
			1.8	5.0	7.0	μΑ	3.0		
D031			3.5	10	14	μΑ	1.8	T1OSC Current <sup>(1)</sup>	
			4.0	14	17	μΑ	3.0		
		—	5.0	19	22	μA	5.0		

#### TABLE 27-3: POWER-DOWN CURRENT, PIC18(L)F1XK50-I/E

<sup>\*</sup> These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled

4: A/D oscillator source is FRC

5: 330 µf capacitor on VUSB pin.

# FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING







# PIC18(L)F1XK50

Unless otherwise noted, V\_{IN} = 5V, F\_{OSC} = 300 kHz, C\_{IN} = 0.1  $\mu$ F, T<sub>A</sub> = 25°C.



**FIGURE 28-31:** IPD, Comparator, Low-Power Mode ( $C \times SP = 0$ ), PIC18F1XK50 Only.



**FIGURE 28-32:** IPD, Comparator, High-Power Mode ( $C \times SP = 1$ ), PIC18LF1XK50 Only.



**FIGURE 28-33:** IPD, Comparator, High-Power Mode ( $C \times SP = 1$ ), PIC18F1XK50 Only.



FIGURE 28-34: VOH vs. IOH, Over Temperature, VDD = 5.5V, PIC18F1XK50 Only.



FIGURE 28-35: VOL vs. IOL, Over Temperature, VDD = 5.5V, PIC18F1XK50 Only.



FIGURE 28-36: VOH vs. IOH, Over Temperature, VDD = 3.0V.

# PIC18(L)F1XK50

Unless otherwise noted,  $V_{IN}$  = 5V,  $F_{OSC}$  = 300 kHz,  $C_{IN}$  = 0.1 µF,  $T_A$  = 25°C.



FIGURE 28-55: CAP Sense Current Sink/ Source Characteristics, Fixed Voltage Reference (CPSRM = 0), High-Current Range (CPSRNG = 11).



FIGURE 28-56: CAP Sense Current Sink/ Source Characteristics, Fixed Voltage Reference (CPSRM = 0), Medium-Current Range (CPSRNG = 10).



FIGURE 28-57: CAP Sense Current Sink/ Source Characteristics, Fixed Voltage Reference (CPSRM = 0), Low-Current Range (CPSRNG = 01).



FIGURE 28-58: FVR Stabilization Period.







FIGURE 28-60: HFINTOSC Accuracy, Over Temperature,  $2.3V \le VDD \le 5.5V$ .