

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I²C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	14
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f13k50t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.11 USB Operation

The USB module is designed to operate in two different modes:

- Low Speed
- Full Speed

Because of timing requirements imposed by the USB specifications, the Primary External Oscillator is required for the USB module. The FOSC bits of the CONFIG1H Configuration register must be set to either External Clock (EC) High-Power or HS mode with a clock frequency of 6, 12 or 48 MHz.

2.11.1 LOW-SPEED OPERATION

For low-speed USB operation, a 6 MHz clock is required for the USB module. To generate the 6 MHz clock, only two oscillator modes are allowed:

- EC High-Power mode
- HS mode

Table 2-4 shows the recommended Clock mode for low-speed operation.

Note: Users must run USB low-speed operation using a CPU clock frequency of 24 MHz or slower (6 MHz is optimal). If anything higher than 24 MHz is used, a firmware delay of at least 14 instruction cycles is required.

2.11.2 FULL-SPEED OPERATION

For full-speed USB operation, a 48 MHz clock is required for the USB module. To generate the 48 MHz clock, only two oscillator modes are allowed:

- EC High-Power mode
- HS mode

Table 2-5 shows the recommended Clock mode for full-speed operation.

3.1.2.4 Stack Full and Underflow Resets

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

3.1.3 FAST REGISTER STACK

A fast register stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 3-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 3-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FA	ST ; STATUS,	WREG, BSR
	;SAVED IN	I FAST REGISTER
	; STACK	
•		
•		
SUB1 •		
•		
RETURN, FA	AST ; RESTORE	VALUES SAVED
	;IN FAST	REGISTER STACK

3.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

3.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 3-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 3-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF CALL	OFFSET, TABLE	W
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

3.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 4.1 "Table Reads and Table Writes".

3.3.6 STATUS REGISTER

The STATUS register, shown in Register 3-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u uluu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 25-2 and Table 25-3.

Note: The <u>C</u> and <u>DC</u> bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 3-2: STATUS: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	N	OV	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 E	Unimplomon	tod: Dood oo '	0'				
	Unimplemen	ieu: Reau as	0				
DIT 4	This bit is use (ALU MSB =	d for signed ar 1).	ithmetic (two's	s complement)	. It indicates wh	ether the result	was negative
	1 = Result wa 0 = Result wa	is negative is positive					
bit 3	OV: Overflow This bit is use tude which ca 1 = Overflow 0 = No overflo	bit d for signed an uses the sign occurred for si ow occurred	ithmetic (two' bit (bit 7 of the gned arithmet	s complement) e result) to chai ic (in this arithr	. It indicates an nge state. netic operation)	overflow of the	97-bit magni-
bit 2	Z: Zero bit						
	1 = The resul [®] 0 = The resul [®]	t of an arithme t of an arithme	tic or logic op tic or logic op	eration is zero eration is not ze	ero		
bit 1	DC: Digit Car 1 = A carry-ou 0 = No carry-o	ry/Borrow bit (<i>i</i> ut from the 4th out from the 4t	ADDWF, ADDLV Iow-order bit h low-order bi	n, SUBLW, SUBI of the result oc t of the result	WF instructions)	(1)	
bit 0	C: Carry/Borr	ow bit (ADDWF,	ADDLW, SUE	BLW, SUBWF i	nstructions) ⁽¹⁾		
	1 = A carry-ou 0 = No carry-o	ut from the Mo out from the M	st Significant l ost Significan	bit of the result t bit of the resu	occurred It occurred		
Note 1: Fo	or Borrow, the po econd operand. F t of the source re	larity is reverse or rotate (RRF,	ed. A subtract RLF) instructi	ion is executed ons, this bit is l	d by adding the oaded with eithe	two's complem er the high-orde	ent of the r or low-order

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

3.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

3.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

3.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

3.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 3-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1** "Extended Instruction Syntax".

REGISTER /	-9: IPRZ: I	PERIPHERAI		PIPRIORI	REGISTER	Ζ.	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
OSCFIP	C1IP	C2IP	EEIP	BCLIP	USBIP	TMR3IP	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
hit 7		illator Fail Inter	rupt Priority I	hit			
	1 - High prio	rity	rupt r nonty i	JI			
	0 = Low prior	ity					
bit 6	C1IP: Compa	rator C1 Interru	upt Priority bit	t			
	1 = High prio	rity					
	0 = Low prior	rity					
bit 5	C2IP: Compa	rator C2 Interru	upt Priority bi	t			
	1 = High prio	rity					
	0 = Low prior	ity					
bit 4	EEIP: Data E	EPROM/Flash	Write Operat	ion Interrupt Pr	iority bit		
	1 = High prio	rity					
bit 3	BCLIP: Bus (Collision Interru	ot Priority bit				
bit o	1 = High prio	ritv	per nonty bit				
	0 = Low prior	ity					
bit 2	USBIP: USB	Interrupt Priorit	y bit				
	1 = High prio	rity					
	0 = Low prior	ity					
bit 1	TMR3IP: TMF	R3 Overflow Int	errupt Priorit	y bit			
	1 = High prio	rity					
h:+ 0	$\cup = Low prior$	ity	-1				
DIT U	Unimplemen	tea: Read as '	J.				

REGISTER 7-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	_		_	—	278
LATB	LATB7	LATB6	LATB5	LATB4				—	278
TRISB	TRISB7	TRISB6	TRISB5	TRISB4				—	278
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	—	278
IOCB	IOCB7	IOCB6	IOCB5	IOCB4					278
SLRCON	—	_	—	—	_	SLRC	SLRB	SLRA	278
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	275
INTCON2	RABPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP		RABIP	275
ANSELH	—	—	—	—	ANS11	ANS10	ANS9	ANS8	278
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	277
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	276

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

15.2.6 SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

15.2.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100). When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: When the SPI is used in Slave mode with CKE set the SS pin control must also be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.



FIGURE 15-4: SLAVE SYNCHRONIZATION WAVEFORM

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽²⁾	ACKEN ⁽¹⁾	RCEN ⁽¹⁾	PEN ⁽¹⁾	RSEN ⁽¹⁾	SEN ⁽¹⁾
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	GCEN: Gene	ral Call Enable	bit (Slave mod	de only)			00
	1 = Generate 0 = General c	all address dis	a general call abled	address 0x00	or oun is receiv	/ed in the SSP	SK
bit 6	ACKSTAT: Ad	cknowledge Sta	atus bit (Maste	r Transmit moo	de only)		
	1 = Acknowle	dge was not re	ceived from sl	ave			
	0 = Acknowle	dge was receiv	ed from slave				
bit 5	ACKDT: Ackr	nowledge Data	bit (Master Re	ceive mode or	nly) ⁽²⁾		
	1 = Not Acknowlo	owledge					
L:4		uye 		:: (Master Da		a (1)	
DIT 4	1 - Initiato A	nowledge Sequ		A and SCL nin	erve mode only	/) ^(.) ACKDT data b	i+
	Automati	cally cleared b	v hardware.	A and SCL pin	is and transmit	ACRDT data b	n.
	0 = Acknowle	edge sequence	ldle				
bit 3	RCEN: Recei	ve Enable bit (Master mode o	only) ⁽¹⁾			
	1 = Enables F	Receive mode	for I ² C				
h it 0		die Gleitigen Engelate	h:+ / • • • • • • • •				
DIT 2	PEN: Stop Co	ndition Enable	bit (Master m	ode only)			
	1 = Initiate Sto 0 = Stop cond	op condition or lition Idle	SDA and SCI	_ pins. Automa	tically cleared t	by hardware.	
bit 1	RSEN: Repea	ated Start Cond	dition Enable b	it (Master mod	e only) ⁽¹⁾		
	1 = Initiate R 0 = Repeated	epeated Start o d Start conditio	condition on SI n Idle	DA and SCL pi	ns. Automatica	lly cleared by h	ardware.
bit 0	SEN: Start Co	ondition Enable	/Stretch Enabl	e bit ⁽¹⁾			
	In Master mod	de:					
	1 = Initiate Sta	art condition or	n SDA and SCI	L pins. Automa	tically cleared I	by hardware.	
	0 = Start cond	dition Idle					
	1 = Clock stre	e. etching is enab	led for both sla	ve transmit an	d slave receive	(stretch enable	ed)
	0 = Clock stre	etching is disab	led				,
Note 1:	For bits ACKEN, R	CEN, PEN, R	SEN, SEN: If th	ne I ² C module	is not in the Idl	e mode, these	bits may not

REGISTER 15-5: SSPCON2: MSSP CONTROL REGISTER (I²C[™] MODE)

- be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).
 - 2: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

15.3.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

15.3.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur).

Note: Because queuing of events is not allowed, writing to the lower five bits of SSPCON2 is disabled until the Start condition is complete.



FIGURE 15-19: FIRST START BIT TIMING

15.3.14 SLEEP OPERATION

While in Sleep mode, the I²C Slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

15.3.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

15.3.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

15.3.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 15-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 15-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit /	SPEN: Serial	Port Enable bit	figures DV/D	T and TV/CV m	ing on parial na	rt pipe)	
	1 = Serial points 0 = Serial points	rt enabled (con rt disabled (hel	d in Reset)		ons as senai poi	rt pins)	
bit 6	RX9: 9-bit Re	ceive Enable b	it				
	1 = Selects 9	-bit reception					
	0 = Selects 8	-bit reception					
bit 5	SREN: Single	Receive Enab	le bit				
	Asynchronous	<u>s mode</u> :					
	Don't care	mode – Master					
	1 = Enables s	sinale receive					
	0 = Disables	single receive					
	This bit is clea	ared after recep	tion is compl	ete.			
	Synchronous	<u>mode – Slave</u>					
hit 1	CREN: Contin		Enchlo hit				
DIL 4	Asynchronous	a mode.					
	1 = Enables I	receiver					
	0 = Disables	receiver					
	Synchronous	<u>mode</u> :					
	1 = Enables of 0 = Disables	continuous rece continuous rec	eive until ena eive	ble bit CREN is	s cleared (CREN	Noverrides SRI	EN)
bit 3	ADDEN: Add	ress Detect Ena	able bit				
	Asynchronous	<u>s mode 9-bit (R</u>	<u>X9 = 1)</u> :				
	1 = Enables	address detecti	on, enable in	terrupt and loa	d the receive bu	uffer when RSR	l<8> is set
	Asvnchronous	s mode 8-bit (R	X9 = 0:	are received a	nu nintri bit cari	be used as par	
	Don't care		<u> </u>				
bit 2	FERR: Framin	ng Error bit					
	1 = Framing	error (can be u	odated by rea	ading RCREG	register and rec	eive next valid	byte)
	0 = No framir	ng error					
bit 1	OERR: Overr	un Error bit					
	1 = Overrun e	error (can be cl	eared by clea	aring bit CREN)		
bit 0	RX9D. Ninth I	hit of Received	Data				
	This can be a	ddress/data hit	or a parity hi	t and must be o	calculated by us	er firmware.	
bit 2 bit 1 bit 0	1 = Enables 0 = Disables Asynchronous Don't care FERR: Framin 1 = Framing 0 = No framin OERR: Overru 1 = Overrun 0 = No overru RX9D: Ninth B This can be a	address detecti address detecti <u>s mode 8-bit (R</u> ng Error bit error (can be up ng error un Error bit error (can be cl un error bit of Received ddress/data bit	on, enable in ion, all bytes X9 = 0): odated by rea eared by clea Data or a parity bi	terrupt and loa are received a ading RCREG aring bit CREN t and must be a	d the receive bund ninth bit can register and rec) calculated by us	uffer when RSR be used as par eive next valid eive firmware.	k<8> is set rity bit byte)

REGISTER 16-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER⁽¹⁾

17.1.6 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital Conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC interrupt enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared by software.

Note:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the Interrupt Service Routine. Please see **Section 17.1.6** "**Interrupts**" for more information.

TABLE 17-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	48 MHz	16 MHz	4 MHz	1 MHz		
Fosc/2	000	41.67 ns ⁽²⁾	125 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs		
Fosc/4	100	83.33 ns ⁽²⁾	250 ns ⁽²⁾	1.0 μs	4.0 μs		
Fosc/8	001	167 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	8.0 μs ⁽³⁾		
Fosc/16	101	333 ns ⁽²⁾	1.0 μs	4.0 μs	16.0 μs ⁽³⁾		
Fosc/32	010	667 ns ⁽²⁾	2.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾		
Fosc/64	110	1.33 μs	4.0 μs	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾		
FRC	x11	1-4 μs ^(1,4)	1-4 μs ^(1,4)	1-4 μs ^(1,4)	1-4 μs ^(1,4)		

Legend: Shaded cells are outside of recommended range.

- Note 1: The FRC source has a typical TAD time of 1.7 μ s.
 - 2: These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.
 - 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

17.1.7 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON2 register controls the output format.

Figure 17-2 shows the two output formats.

FIGURE 17-2: 10-BIT A/D CONVERSION RESULT FORMAT



18.8 Additional Comparator Features

There are four additional comparator features:

- Simultaneous read of comparator outputs
- Internal reference selection
- · Hysteresis selection
- Output Synchronization

18.8.1 SIMULTANEOUS COMPARATOR OUTPUT READ

The MC1OUT and MC2OUT bits of the CM2CON1 register are mirror copies of both comparator outputs. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note 1:	Obtaining	the	status	of	C1	OUT	or
	C2OUT by	read	ling CM2	2CO	N1	does	not
	affect the c	ompa	arator in	terru	ıpt ı	misma	atch
	registers.						

18.8.2 INTERNAL REFERENCE SELECTION

There are two internal voltage references available to the non-inverting input of each comparator. One of these is the Fixed Voltage Reference (FVR) and the other is the variable Comparator Voltage Reference (CVREF). The CxRSEL bit of the CM2CON register determines which of these references is routed to the Comparator Voltage reference output (CxVREF). Further routing to the comparator is accomplished by the CxR bit of the CMxCON0 register. See **Section 21.1 "Voltage Reference"** and Figure 18-2 and Figure 18-3 for more detail.

18.8.3 COMPARATOR HYSTERESIS

The Comparator Cx have selectable hysteresis. The hysteresis can be enable by setting the CxHYS bit of the CM2CON1 register. See **Section 27.0** "**Electrical Specifications**" for more details.

18.8.4 SYNCHRONIZING COMPARATOR OUTPUT TO TIMER 1

The Comparator Cx output can be synchronized with Timer1 by setting the CxSYNC bit of the CM2CON1 register. When enabled, the Cx output is latched on the rising edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the rising edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2 and Figure 18-3) and the Timer1 Block Diagram (Figure 18-2) for more information.

21.0 VOLTAGE REFERENCES

There are two independent voltage references available:

- Programmable Voltage Reference
- 1.024V Fixed Voltage Reference

21.1 Voltage Reference

The voltage reference module provides an internally generated voltage reference for the comparators and the DAC module. The following features are available:

- Independent from Comparator operation
- Single 32-level voltage ranges
- · Output clamped to Vss
- Ratiometric with VDD
- 1.024V Fixed Reference Voltage (FVR)

The REFCON1 register (Register 21-2) controls the voltage reference module shown in Figure 21-1.

EQUATION 21-1: VREF OUTPUT VOLTAGE

$\frac{IFDIEN = 1}{VOUT} = \left((VSOURCE + -VSOURCE -) \times \frac{DACIR[4:0]}{2^5} + VSOURCE \right)$

<u>IF D1EN = 0 & D1LPS = 1 & DAC1R[4:0] = 11111:</u>

VOUT = VSOURCE+

<u>IF D1EN = 0 & D1LPS = 1 & DAC1R[4:0] = 00000:</u>

VOUT = VSOURCE

21.1.3 OUTPUT RATIOMETRIC TO VDD

The comparator voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in **Section 27.0 "Electrical Specifications"**.

21.1.4 VOLTAGE REFERENCE OUTPUT

The VREF voltage reference can be output to the device CVREF pin by setting the DAC1OE bit of the REFCON1 register to '1'. Selecting the reference voltage for output on the VREF pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the CVREF pin when it has been configured for reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to CVREF. Figure 21-2 shows an example buffering technique.

21.1.1 INDEPENDENT OPERATION

The voltage reference is independent of the comparator configuration. Setting the D1EN bit of the REFCON1 register will enable the voltage reference by allowing current to flow in the VREF voltage divider. When the D1EN bit is cleared, current flow in the VREF voltage divider is disabled minimizing the power drain of the voltage reference peripheral.

21.1.2 OUTPUT VOLTAGE SELECTION

The VREF voltage reference has 32 voltage level ranges. The 32 levels are set with the DAC1R<4:0> bits of the REFCON2 register.

The VREF output voltage is determined by the following equations:

21.1.5 OPERATION DURING SLEEP

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the RECON1 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.1.6 EFFECTS OF A RESET

A device Reset affects the following:

- · Voltage reference is disabled
- Fixed Voltage Reference is disabled
- VREF is removed from the CVREF pin
- The DAC1R<4:0> range select bits are cleared

TABLE 22-2: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT BUFFERING MODES

		BDs Assigned to Endpoint										
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 OUT)		Mode 2 (Ping-Pong on all EPs)		Mode 3 (Ping-Pong on all other EPs, except EP0)					
	Out	In	Out	In	Out In		Out	In				
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1				
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)				
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)				
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)				
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)				
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)				
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)				
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)				

Legend: (E) = Even transaction buffer, (O) = Odd transaction buffer

TABLE 22-3: SUMMARY OF USB BUFFER DESCRIPTOR TABLE REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BDnSTAT ⁽¹⁾	UOWN	DTS ⁽⁴⁾	PID3 ⁽²⁾	PID2 ⁽²⁾	PID1 ⁽²⁾ DTSEN ⁽³⁾	PID0 ⁽²⁾ BSTALL ⁽³⁾	BC9	BC8
BDnCNT ⁽¹⁾	Byte Count	:						
BDnADRL ⁽¹⁾	Buffer Add	ress Low						
BDnADRH ⁽¹⁾	Buffer Add	ress High						

Note 1: For buffer descriptor registers, n may have a value of 0 to 31. For the sake of brevity, all 32 registers are shown as one generic prototype. All registers have indeterminate Reset values (xxxx xxxx).

2: Bits 5 through 2 of the BDnSTAT register are used by the SIE to return PID<3:0> values once the register is turned over to the SIE (UOWN bit is set). Once the registers have been under SIE control, the values written for DTSEN and BSTALL are no longer valid.

3: Prior to turning the buffer descriptor over to the SIE (UOWN bit is cleared), bits 5 through 2 of the BDnSTAT register are used to configure the DTSEN and BSTALL settings.

4: This bit is ignored unless DTSEN = 1.

RET	URN	Return from Subroutine					
Synta	ax:	RETURN	RETURN {s}				
Oper	ands:	$s \in [0,1]$	s ∈ [0,1]				
Oper	ation:	$(TOS) \rightarrow P0$ if s = 1 $(WS) \rightarrow W$, (STATUSS) $(BSRS) \rightarrow I$ PCLATU, P	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Statu	s Affected:	None					
Enco	ding:	0000	0000 000	01 001s			
Description:		Return from popped and is loaded in 's'= 1, the c registers, W are loaded i registers, W 's' = 0, no u occurs (defa	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default)				
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	No	Process	POP PC			
		operation	Data	from stack			
	No operation	No operation	NO NO operation operatio				
Example: After Instructior		RETURN					
	PC = I(72					

RLCF Rotate Left f through Carry						
Syntax:	RLCF f	{,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Operation:	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$					
Status Affected:	C, N, Z					
Encoding:	0011	01da fff	f ffff			
Description:	The conter one bit to the flag. If 'd' is W. If 'd' is 'in register 'if 'a' is '0', selected. If select the C If 'a' is '0' a set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C	The contents of register 'f' are rotated one bit to the left through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles:	1					
O Cycle Activity:	•					
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example: Before Instruct	RLCF	REG, 0,	0			
REG C After Instructio	= 1110 0 = 0	0110				
REG	= 1110 0	0110				
w C	= 1100 1100 = 1					

TSTF	sz	Test f, skip if 0						
Syntax:		TSTFSZ f {,	TSTFSZ f {,a}					
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
Opera	ation:	skip if f = 0						
Status	Affected:	None						
Encod	ding:	0110	0110 011a ffff ffff					
Descr	iption:	If 'f' = 0, the during the c is discarded making this If 'a' is '0', th If 'a' is '1', th GPR bank (If 'a' is '0' an set is enable in Indexed I mode when Section 25. Bit-Oriente Literal Offs	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words	6:	1	1					
Cycles: Q Cycle Activity:		Note: 3 cy by a	Note: 3 cycles if skip and followed by a 2-word instruction.					
г	Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
L If ski	n [.]	register i	Dala	operation				
	Q1	Q2	Q3	Q4				
Γ	No	No	No	No				
	operation	operation	operation	operation				
lf ski	p and followed	d by 2-word ins	struction:					
г	Q1	Q2	Q3	Q4				
	No	No	No	No				
ŀ	No	No	No	No				
	operation	operation	operation	operation				
Exam	<u>ple</u> :	HERE T NZERO : ZERO :	HERE TSTFSZ CNT, 1 NZERO : ZERO :					
E	Before Instruct	tion						
ŀ	PC After Instructio If CNT PC If CNT PC	= Ad n = 001 = Ad ≠ 001 = Ad	dress (HERE) n, dress (ZERO) n, dress (NZERO)))				

XOR	RLW	Exclusi	Exclusive OR literal with W					
Synta	ax:	XORLW	XORLW k					
Oper	ands:	$0 \le k \le 2$	$0 \le k \le 255$					
Oper	ation:	(W) .XOF	(W) .XOR. $k \rightarrow W$					
Statu	is Affected:	N, Z	N, Z					
Enco	oding:	0000	1010	kkk	k	kkkk		
Desc	ription:	The cont the 8-bit in W.	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.					
Words:		1						
Cycles:		1						
Q Cycle Activity:								
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proce Data	ess a	Write to W			
Example:		XORLW	0AFh					
	Before Instruc	tion						

W = B5h After Instruction W = 1Ah

© 2008-2015 Microchip Technology Inc.

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param. No.	Sym.	Sym. Characteristic		Тур.†	Max.	Units	Conditions
		Internal Program Memory Programming Specifications ⁽¹⁾					
D110	Vpp	Voltage on MCLR/VPP/RA3 pin	8	_	9	V	(Note 3, Note 4)
D113	IDDP	Supply Current during Programming	—	_	10	mA	
		Data EEPROM Memory ⁽²⁾					
D120	ED	Byte Endurance	100K	—	—	E/W	-40°C to +85°C
D121	Vdrw	VDD for Read/Write	VDDMIN	—	VDDMAX	V	Using EECON to read/write
D122	TDEW	Erase/Write Cycle Time	—	3	4	ms	
D123	TRETD	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +85°C
D130		Program Flash Memory					
	Ер	Cell Endurance	10k	—	—	E/W	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$
D131	Vpr	VDD for Read	Vddmin	_	VDDMAX	V	
D131A		Voltage on MCLR/VPP during Erase/Program	8.0	_	9.0	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$
D131B	Vbe	VDD for Bulk Erase	2.7	—	VDDMAX	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$
D132	VPEW	VDD for Write or Row Erase	2.2 Vddmin	—	Vddmax Vddmax	V	PIC18LF1XK50 PIC18F1XK50
D132A	IPPPGM	Current on MCLR/VPP during Erase/Write	_	1.0	—	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$
D132B	IDDPGM	Current on VDD during Erase/Write	—	5.0	—	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$
D133	TPEW	Erase/Write cycle time	—	2.0	2.8	ms	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$
D134	TRETD	Characteristic Retention	_	40	_	Year	Provided no other specifications are violated

TABLE 27-5: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 5.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3: Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

28.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-308-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.