E·XFL

NXP USA Inc. - MK51DN512CLL10 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I ² C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LCD, LVD, POR, PWM, WDT
Number of I/O	59
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 35x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk51dn512cll10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



8	Pinc	
	8.1	K51 signal multiplexing and pin assignments71

	8.2	K51	pinou	S	75	,
9	Rev	ision	histor	/		;



1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK51 and MK51.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	• K51
A	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
Μ	Flash memory type	 N = Program flash only X = Program flash and FlexMemory



reminology and guidelines

3.6 Relationship between ratings and operating requirements



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.



5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{BAT}	RTC battery supply voltage	1.71	3.6	V	
V _{IH}	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
VIL	Input low voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I _{ICDIO}	Digital pin negative DC injection current — single pin				1
	• V _{IN} < V _{SS} -0.3V	-5	_	mA	
I _{ICAIO}	Analog ² , EXTAL, and XTAL pin DC injection current —				3
	$\frac{1}{2} = \frac{1}{2} \left(\frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2}$	Б		mA	
	• $v_{\rm IN} < v_{\rm SS}$ -0.3V (Negative current injection)	-5			
	• $v_{IN} > v_{DD} + 0.3v$ (Positive current injection)		+5		
I _{ICcont}	Contiguous pin DC injection current —regional limit,				
	includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	Negative current injection	-25	—	mA	
	Positive current injection	_	+25		
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	4
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	—	V	
V _{RFVBAT}	V_{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	—	V	

- All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} is less than V_{DIO_MIN}, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{ICDIO}I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- 3. All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is less than V_{AIO_MIN} or greater than V_{AIO_MAX}, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{ICAIO}I. The positive injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{ICAIO}I. The positive injection current limiting resistor is exposed to positive and negative injection currents.
- 4. Open drain outputs must be pulled to VDD.



5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V _{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V _{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V _{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	v	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V _{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V _{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V _{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	—	±60	—	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	



Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. • V_{DD} slew rate ≥ 5.7 kV/s • V_{DD} slew rate < 5.7 kV/s		300 1.7 V / (V _{DD} slew rate)	μs	1
	• VLLS1 \rightarrow RUN	_	130	μs	
	• VLLS2 → RUN	_	92	μs	
	• VLLS3 → RUN		92	μs	
	• LLS → RUN	_	5.9	μs	
	• VLPS → RUN	_	5.0	μs	
	• STOP \rightarrow RUN		5.0	μs	

Table 5. Power mode transition operating behaviors

1. Normal boot (FTFL_OPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

 Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	—	—	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	—	37	63	mA	
	• @ 3.0V	_	38	64	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8V	_	46	77	mA	
	• @ 3.0V	_	47	63	mA	
	• @ 25°C	_	58	79	mA	
	• @ 125°C					
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	—	20	_	mA	2
I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	9	—	mA	5
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled		1.12		mA	6



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.71	_	mA	7
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	—	0.77		mA	8
I _{DD_STOP}	Stop mode current at 3.0 V					
	• @ -40 to 25°C	—	0.74	1.41	mA	
	• @ 70°C	—	2.45	11.5	mA	
	• @ 105°C	—	6.61	30	mA	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V					
	• @ -40 to 25°C	—	83	435	μA	
	• @ 70°C	—	425	2000	μA	
	• @ 105°C	—	1280	4000	μA	
I _{DD_LLS}	Low leakage stop mode current at 3.0 V					9
	● @ -40 to 25°C	—	4.58	19.9	μA	
	• @ 70°C	—	30.6	105	μA	
	• @ 105°C	—	137	500	μA	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V					9
	● @ -40 to 25°C	—	3.0	23	μA	
	• @ 70°C	—	18.6	43	μA	
	• @ 105°C	—	84.9	230	μA	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V					
	● @ -40 to 25°C	—	2.2	5.4	μA	
	• @ 70°C	—	9.3	35	μA	
	• @ 105°C	—	41.4	128	μA	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V					
	● @ -40 to 25°C	—	2.1	9	μA	
	• @ 70°C	—	7.6	28	μA	
	• @ 105°C	—	33.5	95.5	μΑ	
I _{DD_VBAT}	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ -40 to 25°C		0.19	0.22	uА	
	• @ 70°C		0.49	0.64	uA	
	• @ 105°C	_	2.2	3.2	μΑ	

Table 6. Power consumption operating benaviors (continued	Table 6.	Power	consumption	operating	behaviors	(continued)
---	----------	-------	-------------	-----------	-----------	-------------





Figure 2. Run mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 144LQFP and 144MAPBGA

Symbol	Description	Frequency band (MHz)	144LQFP	144MAPBGA	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	23	12	dBµV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	27	24	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	28	27	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	14	11	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	К	к	_	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

K51 Sub-Family Data Sheet, Rev. 3, 6/2013.



Peripheral operating requirements and behaviors

Board type	Symbol	Description	100 LQFP	Unit	Notes
	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	2	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T _{cyc}	Clock period	Frequency	MHz	
T _{wl}	Low pulse width	2	—	ns
T _{wh}	High pulse width	2		ns
Tr	Clock and data rise time	—	3	ns
T _f	Clock and data fall time		3	ns
Ts	Data setup	3	—	ns
T _h	Data hold	2	—	ns



Figure 3. TRACE_CLKOUT specifications

K51 Sub-Family Data Sheet, Rev. 3, 6/2013.



Table 15. MCG specifications (continued

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{pll_lock}	Lock detector detection time	_	_	150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref})	S	9

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco t}) over voltage and temperature should be considered.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

6.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	—	3.6	V	
I _{DDOSC}	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	—	500	—	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
1		1	1		1	1



6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk256k}	256 KB program/data flash			1.7	ms	
t _{rd1sec2k}	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t _{pgmchk}	Program Check execution time	—	—	45	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	30	μs	1
t _{pgm4}	Program Longword execution time		65	145	μs	
	Erase Flash Block execution time					2
t _{ersblk256k}	• 256 KB program/data flash	_	122	985	ms	
t _{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
	Program Section execution time					
t _{pgmsec512}	 512 bytes flash 	—	2.4	—	ms	
t _{pgmsec1k}	• 1 KB flash	_	4.7	_	ms	
t _{pgmsec2k}	• 2 KB flash	_	9.3	_	ms	
t _{rd1all}	Read 1s All Blocks execution time	—	_	1.8	ms	
t _{rdonce}	Read Once execution time	—	_	25	μs	1
t _{pgmonce}	Program Once execution time	_	65	_	μs	
t _{ersall}	Erase All Blocks execution time	—	250	2000	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	30	μs	1
	Swap Control execution time					
t _{swapx01}	control code 0x01	—	200	—	μs	
t _{swapx02}	control code 0x02	_	70	150	μs	
t _{swapx04}	control code 0x04	_	70	150	μs	
t _{swapx08}	control code 0x08			30	μs	
	Program Partition for EEPROM execution time					
t _{pgmpart64k}	64 KB FlexNVM	_	138	_	ms	
t _{pgmpart256k}	256 KB FlexNVM	_	145	_	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	_	70	_	μs	
t _{setram32k}	32 KB EEPROM backup	_	0.8	1.2	ms	
t _{setram64k}	64 KB EEPROM backup	_	1.3	1.9	ms	
t _{setram256k}	• 256 KB EEPROM backup	_	4.5	5.5	ms	
	Byte-write to FlexRAM	for EEPROM	l operation		1	1
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time		175	260	μs	3
·	1		•			

Table continues on the next page ...

K51 Sub-Family Data Sheet, Rev. 3, 6/2013.



rempheral operating requirements and behaviors

Table 21. Flash commany ummu specifications (continued	Table 21.	Flash command	timina	specifications	continued
--	-----------	---------------	--------	----------------	-----------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Byte-write to FlexRAM execution time:					
t _{eewr8b32k}	32 KB EEPROM backup	—	385	1800	μs	
t _{eewr8b64k}	64 KB EEPROM backup	_	475	2000	μs	
t _{eewr8b128k}	128 KB EEPROM backup	—	650	2400	μs	
t _{eewr8b256k}	• 256 KB EEPROM backup	_	1000	3200	μs	
Word-write to FlexRAM for EEPROM operation						
t _{eewr16bers}	Word-write to erased FlexRAM location execution time	_	175	260	μs	
	Word-write to FlexRAM execution time:					
t _{eewr16b32k}	32 KB EEPROM backup	_	385	1800	μs	
t _{eewr16b64k}	64 KB EEPROM backup	—	475	2000	μs	
t _{eewr16b128k}	128 KB EEPROM backup	_	650	2400	μs	
t _{eewr16b256k}	256 KB EEPROM backup	_	1000	3200	μs	
	Longword-write to FlexRA	M for EEPR	OM operatior	ו		
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time	_	360	540	μs	
	Longword-write to FlexRAM execution time:					
t _{eewr32b32k}	32 KB EEPROM backup	—	630	2050	μs	
t _{eewr32b64k}	64 KB EEPROM backup	—	810	2250	μs	
t _{eewr32b128k}	128 KB EEPROM backup	—	1200	2675	μs	
t _{eewr32b256k}	256 KB EEPROM backup	_	1900	3500	μs	

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

6.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation		2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA



rempheral operating requirements and behaviors

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

 $Writes_subsystem = \frac{EEPROM - 2 \times EEESPLIT \times EEESIZE}{EEESPLIT \times EEESIZE} \times Write_efficiency \times n_{nvmcycd}$

where

- Writes_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n_{nvmcycd} data flash cycling endurance (the following graph assumes 10,000 cycles)



Figure 10. EzPort Timing Diagram

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 25 and Table 26 are achievable on the differential pins ADCx_DP0, ADCx_DM0, ADCx_DP1, ADCx_DM1, ADCx_DP3, and ADCx_DM3.

The ADCx_DP2 and ADCx_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in Table 27 and Table 28.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.



Peripheral operating requirements and behaviors

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{PP,DIFF}	Maximum differential input signal swing		$\left(\frac{\min(V)}{V}\right)$	(x,V _{DDA} –V _x) Gain	-0.2)×4)	V	6
			where V ₂	$K = V_{REFPG}$	_A × 0.583		
SNR	Signal-to-noise	• Gain=1	80	90	—	dB	16-bit
	ratio	• Gain=64	52	66	_	dB	differential mode, Average=32
THD	Total harmonic	Gain=1	85	100	—	dB	16-bit
	distortion	• Gain=64	49	95	_	dB	differential mode, Average=32, f _{in} =100Hz
SFDR	Spurious free	Gain=1	85	105		dB	16-bit
	dynamic range	• Gain=64	53	88	_	dB	differential mode, Average=32,
							f _{in} =100Hz
ENOB	Effective number	• Gain=1, Average=4	11.6	13.4	—	bits	16-bit
	of bits	• Gain=1, Average=8	8.0	13.6	—	bits	mode,f _{in} =100Hz
		Gain=64, Average=4	7.2	9.6		bits	
		Gain=64, Average=8	6.3	9.6		bits	
		• Gain=1, Average=32	12.8	14.5	_	bits	
		Gain=2, Average=32	11.0	14.3	_	bits	
		• Gain=4, Average=32	7.9	13.8	_	bits	
		Gain=8, Average=32	7.3	13.1	_	bits	
		Gain=16, Average=32	6.8	12.5	_	bits	
		• Gain=32, Average=32	6.8	11.5	_	bits	
		• Gain=64, Average=32	7.5	10.6	—	bits	
SINAD	Signal-to-noise plus distortion ratio	See ENOB	6.02	× ENOB +	1.76	dB	

Table 28. 16-bit ADC with PGA characteristics (continued)

- 1. Typical values assume V_{DDA} =3.0V, Temp=25°C, f_{ADCK}=6MHz unless otherwise stated.
- 2. This current is a PGA module adder, in addition to ADC conversion currents.
- Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V_{CM}) and the PGA gain.
- 4. Gain = 2^{PGAG}
- 5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
- 6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.



6.6.3.2 12-bit DAC operating behaviors Table 31. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode	_	—	330	μΑ	
I _{DDA_DACH}	Supply current — high-speed mode	_	_	1200	μΑ	
tDACLP	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	_	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	—	±8	LSB	2
DNL	Differential non-linearity error — V _{DACR} > 2 V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	—	—	±1	LSB	4
VOFFSET	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} > = 2.4 V$	60	—	90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	—	μV/C	6
T _{GE}	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance load = $3 \text{ k}\Omega$	_	—	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	_		
	• Low power (SP _{LP})	0.05	0.12	—		
СТ	Channel to channel cross talk	-	_	-80	dB	
BW	3dB bandwidth				kHz	
	• High power (SP _{HP})	550	_	_		
	Low power (SP _{LP})	40	_	—		

1. Settling within ±1 LSB

- 2. The INL is measured for 0+100mV to V_{DACR} -100 mV
- 3. The DNL is measured for 0+100 mV to $V_{\text{DACR}}\text{--}100 \text{ mV}$
- 4. The DNL is measured for 0+100mV to $V_{DACR}\mbox{--}100$ mV with $V_{DDA}\mbox{-}2.4V$
- 5. Calculated by a best fit curve from $V_{\text{SS}}\text{+}100\mbox{ mV}$ to $V_{\text{DACR}}\text{-}100\mbox{ mV}$
- 6. VDDA = 3.0V, reference select set for VDDA (DACx_CO:DACRFS = 1), high power mode(DACx_CO:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range)	_	—	80	mV	
I _{bg}	Bandgap only current	—	—	80	μA	1
I _{lp}	Low-power buffer current	_	_	360	uA	1
I _{hp}	High-power buffer current	_	—	1	mA	1
ΔV_{LOAD}	Load regulation				μV	1, 2
	• current = ± 1.0 mA	—	200	—		
T _{stup}	Buffer startup time	—	—	100	μs	
V _{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)		2		mV	1

Table 38. VREF full-range operating behaviors (continued)

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 39. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T _A	Temperature	0	50	°C	

Table 40. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim	1.173	1.225	V	

6.7 Timers

See General switching specifications.

6.8 Communication interfaces

6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.



6. C_b = total capacitance of the one bus line in pF.



Figure 22. Timing definition for fast and standard mode devices on the I²C bus

6.8.7 UART switching specifications

See General switching specifications.

6.8.8 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Num	Symbol	Description	Min.	Max.	Unit		
		Operating voltage	1.71	3.6	V		
		Card input clock					
SD1	fpp	Clock frequency (low speed)	0	400	kHz		
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz		
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz		
	f _{OD}	Clock frequency (identification mode)	0	400	kHz		
SD2	t _{WL}	Clock low time	7	—	ns		
SD3	t _{WH}	Clock high time	7	_	ns		
SD4	t _{TLH}	Clock rise time	—	3	ns		
SD5	t _{THL}	Clock fall time	—	3	ns		
	SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD6	t _{OD}	SDHC output delay (output valid)	-5	8.3	ns		
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD7	t _{ISU}	SDHC input setup time	5	_	ns		
SD8	t _{IH}	SDHC input hold time	0	—	ns		

Table 48. SDHC switching specifications



Table 50. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	4.5	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



Figure 25. I2S/SAI timing — slave modes

6.8.9.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 51.I2S/SAI master mode timing in Normal Run, Wait and Stop modes
(full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1.0	—	ns



Peripheral operating requirements and behaviors

- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. Fixed external capacitance of 20 pF.
- 3. REFCHRG = 2, EXTCHRG=0.
- 4. REFCHRG = 0, EXTCHRG = 10.
- 5. $V_{DD} = 3.0 V.$
- 6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: (C_{ref} * I_{ext})/(I_{ref} * PS * NSCN)

The typical value is calculated with the following configuration:

I_{ext} = 6 μA (EXTCHRG = 2), PS = 128, NSCN = 2, I_{ref} = 16 μA (REFCHRG = 7), C_{ref} = 1.0 pF

The minimum value is calculated with the following configuration:

I_{ext} = 2 μA (EXTCHRG = 0), PS = 128, NSCN = 32, I_{ref} = 32 μA (REFCHRG = 15), C_{ref} = 0.5 pF

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- 12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- 13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

6.9.2 LCD electrical characteristics

Table 56. LCD electricals

LCD frame frequency	28				
		30	58	Hz	
LCD charge pump capacitance — nominal value	—	100	_	nF	1
LCD bypass capacitance — nominal value	_	100	_	nF	1
LCD glass capacitance		2000	8000	pF	2
V _{IREG}					3
 HREFSEL=0, RVTRIM=1111 	—	1.11	—	V	
HREFSEL=0, RVTRIM=1000	—	1.01	—	V	
HREFSEL=0, RVTRIM=0000	—	0.91	—	V	
 HREFSEL=1, RVTRIM=1111 HREFSEL=1, RVTRIM=1000 HREFSEL=1, RVTRIM=0000 		1.84 1.69 1.54		V V V	
V _{IREG} TRIM resolution			3.0	% V _{IREG}	
V _{IREG} ripple • HREFSEL = 0 • HREFSEL = 1	_	_	30 50	mV mV	
	LCD charge pump capacitance — nominal value LCD bypass capacitance — nominal value LCD glass capacitance V _{IREG} • HREFSEL=0, RVTRIM=1111 • HREFSEL=0, RVTRIM=1000 • HREFSEL=1, RVTRIM=0000 • HREFSEL=1, RVTRIM=1000 • HREFSEL=1, RVTRIM=0000 V _{IREG} TRIM resolution V _{IREG} ripple • HREFSEL = 0 • HREFSEL = 1	LCD bypass capacitance — nominal value — LCD glass capacitance — VIREG — • HREFSEL=0, RVTRIM=1111 — • HREFSEL=0, RVTRIM=1000 — • HREFSEL=0, RVTRIM=1000 — • HREFSEL=1, RVTRIM=1000 — • HREFSEL=1, RVTRIM=1111 — • HREFSEL=1, RVTRIM=1000 — • HREFSEL=1, RVTRIM=0000 — • HREFSEL=1, RVTRIM=0000 — • HREFSEL=1, RVTRIM=1000 —	LCD Charge pump capacitance — nominal value—100LCD bypass capacitance — nominal value—100LCD glass capacitance—2000 V_{IREG} —1.11• HREFSEL=0, RVTRIM=1111—1.11• HREFSEL=0, RVTRIM=1000—1.01• HREFSEL=0, RVTRIM=1000—0.91• HREFSEL=1, RVTRIM=1111—1.69• HREFSEL=1, RVTRIM=1000—1.54• HREFSEL=1, RVTRIM=0000——V _{IREG} TRIM resolution——• HREFSEL = 0——• HREFSEL = 1——	LCD binarde pullip capacitance — nominal value — 100 — LCD bypass capacitance — nominal value — 100 — LCD glass capacitance — 2000 8000 VIREG — 1.01 — • HREFSEL=0, RVTRIM=1111 — 1.11 — • HREFSEL=0, RVTRIM=1000 — 1.01 — • HREFSEL=1, RVTRIM=0000 — 0.91 — • HREFSEL=1, RVTRIM=1111 — 1.69 — • HREFSEL=1, RVTRIM=0000 — 1.54 — VIREG TRIM resolution — — 3.0 VIREG ripple — — 30 • HREFSEL = 0 — — 30 • HREFSEL = 1 — — 50	LCD charge pump capacitance — nominal value — 100 — nF LCD glass capacitance — 2000 8000 pF VIREG — 1.01 — V • HREFSEL=0, RVTRIM=1111 — 1.01 — V • HREFSEL=0, RVTRIM=1000 — 1.01 — V • HREFSEL=0, RVTRIM=0000 — 0.91 — V • HREFSEL=1, RVTRIM=1111 — 1.69 — V • HREFSEL=1, RVTRIM=1000 — 1.54 — V • HREFSEL=1, RVTRIM=1000 — 1.54 — V • HREFSEL=1, RVTRIM=0000 — 3.0 % V _{IREG} VI _{IREG} TRIM resolution — — 3.0 % V _{IREG} • HREFSEL = 0 — — — 30 mV • HREFSEL = 1 — — — 50 mV