E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, SCI, SPI
Peripherals	DMA, POR, PWM
Number of I/O	32
Program Memory Size	3MB (3M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 5.25V
Data Converters	A/D 64x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5673ff3mvr2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ordering Information

- 2 The lowest ambient operating temperature is referenced by T_L; the highest ambient operating temperature is referenced by T_H.
- ³ Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system clock + 2% FM.

1.2 MPC567xF Family Differences

Table 2 lists the differences between the MPC567xF devices. Refer to the MPC5674F Reference Manual for a full feature list and comparison.

Feature	MPC5674F	MPC5674F	MPC5673F	MPC5673F
Package	416 BGA	324 BGA	416 BGA	324 BGA
C C	516 BGA		516 BGA	
Flash	4 MB	4 MB	3 MB	3 MB
SRAM	256 KB	256 KB	192 KB	192 KB
External bus	Yes	No	Yes	No
	(516 BGA only)		(516 BGA only)	
Serial	3	2	3	2
eSCI_A	Yes	Yes	Yes	Yes
eSCI_B	Yes	Yes	Yes	Yes
eSCI_C	Yes	No	Yes	No
SPI	4	3	4	3
DSPI_A	Yes	No	Yes	No
DSPI_B	Yes	Yes	Yes	Yes
DSPI_C	Yes	Yes	Yes	Yes
DSPI_D	Yes	Yes	Yes	Yes
eMIOS	32 channel	22 channel	32 channel	22 channel
eTPU2	64 channel	47 channel	64 channel	47 channel
eTPU_A	Yes (32 ch)	Yes (26 ch)	Yes	Yes (26 ch)
eTPU_B	Yes (32 ch)	Yes (21 ch, no	Yes	Yes (21 ch, no
		TCRCLK)		TCRCLK)
ADC	64 channel	48 channel	64 channel	48 channel
eQADC_A	Yes (64 ch) ¹	Yes (24 ch)	Yes (64 ch) ¹	Yes (24 ch)
eQADC_B		Yes (24 ch)		Yes (24 ch)

Table 2. MPC567xF Family Differences

¹ There are two pairs of 24 channels plus 16 shared channels. This gives 64 channels total: 40 per ADC (since 16 are shared).



Pin Assignments

3.2 416-ball TEPBGA Pin Assignments

Figure 6 shows the 416-ball TEPBGA pin assignments in one figure. The same information is shown in Figure 7 through Figure 10.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REF- BYPCA1	VRL_A	VRH_A	AN28	AN32	AN36	VDDA_B0	REF- BYPCB1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS
B١	/DDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REF- BYPCA	AN24	AN27	AN29	AN33	VDDA_B1	VSSA_BO	REF- BYPCB	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC
CE	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1
DE	TPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3
EE	ETPUA23	etpua24	ETPUA25	ETPUA26																			VDDEH7	ETPUC4	ETPUC5	ETPUC6
FE	ETPUA19	ETPUA20	ETPUA21	ETPUA22							ECT	7 A 📼	440	• h.e		רח		•					ETPUC7	ETPUC8	ETPUC9	ETPUC10
GE	ETPUA15	ETPUA16	ETPUA17	ETPUA18						-			416 top t				-						ETPUC11	ETPUC12	ETPUC13	ETPUC14
нE	ETPUA11	ETPUA12	ETPUA14	ETPUA13					``					,	5			/					ETPUC15	ETPUC16	ETPUC17	ETPUC18
J	etpua7	ETPUA8	ETPUA9	ETPUA10																			ETPUC19	ETPUC20	ETPUC21	ETPUC22
κI	ETPUA3	ETPUA4	ETPUA5	ETPUA6						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26
LT	CRCLKA	ETPUA0	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC30
ΜV	/DD33_1	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC31	ETPUB15	ETPUB14	VDDEH7
N	RXDB	BOOT- CFG1	WKPCFG	VDD						VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS						VDDEH6	ETPUB11	ETPUB12	ETPUB13
Ρ	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						ETPUB7	ETPUB8	ETPUB9	ETPUB10
R	JCOMP	RESET	PLLCFG0	RDY						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						ETPUB3	ETPUB4	ETPUB5	ETPUB6
Т	VDDE2	МСКО	MSEO1	EVTI						VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS						TCRCLKB	ETPUB0	ETPUB1	ETPUB2
U	EVTO	MSEO0	MDOO	MDO1						VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS						ETPUB19	ETPUB18	ETPUB17	ETPUB16
۷	MDO2	MDO3	MDO4	MDO5																			ETPUB26	ETPUB22	ETPUB21	ETPUB20
W	MDO6	MD07	MD08	VDDE2																			REGSEL	ETPUB25	ETPUB24	ETPUB23
Y	MDO9	MDO10	MDO11	MD015																			ETPUB29	ETPUB28	ETPUB27	REGCTL
AA	MDO12	MDO13	MDO14	VDD33_2																			VDD33_3	ETPUB30	VDDREG	VSSSYN
AB	TDO	TCK	TMS	VDD		_		_											_	_			VDD	ETPUB31	VSSFL	EXTAL
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL
AD E	ENGCLK	VDD	VSS	FR_A_ TX	FR_B_ TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS5	EMIOS9	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN
AE	VDD	VSS	FR_A_ RX		PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD
AF	VSS	VDDE2	IV_EI	FR_B_ TX_EN	VDDEH3		SINA	PCSB2			EMIOS4		EMIOS11	EMIOS12												
	1	2	3	4	5	6		8	9 6 1		יי 567	12 1 F Л	13 16-b	¹⁴ דוו בי	15 FDF		17 /f.ul	18 I dia	19 arai	20 m)	21	22	23	24	25	26

MPC5674F Microcontroller Data Sheet, Rev. 10.1



Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REFBYP- CA1	VRL_A	VRH_A	AN28	A
В	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REFBYPCA	AN24	AN27	В
С	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	С
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	D
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26										E
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22										F
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18			-		416-ba top throu (1 of 4)		-			G
Н	ETPUA11	ETPUA12	ETPUA14	ETPUA13										Н
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10										J
К	ETPUA3	ETPUA4	ETPUA5	ETPUA6						VSS	VSS	VSS	VSS	К
L	TCRCLKA	ETPUA0	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	L
М	VDD33_1	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	М
Ν	RXDB	BOOTCFG1	WKPCFG	VDD						VDDE2	VSS	VSS	VSS	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 7. MPC5674F 416-ball TEPBGA (1 of 4)

MPC5674F Microcontroller Data Sheet, Rev. 10.1



Electrical Characteristics

package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

4.3 EMI (Electromagnetic Interference) Characteristics

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to www.freescale.com and perform a keyword search for "radiated emissions." The following tables list the values of the device's radiated emissions operating behaviors.

Symbol	Description	Conditions	f _{osc} f _{sys}	Frequency band (MHz)	Level (max.)	Unit	Notes
V _{RE_TEM}	Radiated emissions,	V _{DD} = 1.2 V	40 MHz crystal	0.15–50	26	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI_CAL} = 66	50–150	30		
		T _A = 25 °C 416 BGA	MHz)	150–500	34		
		EBI off		500–1000	30		
		CLK on FM off		IEC and SAE level	²	—	1, 3
V _{RE_TEM}	Radiated emissions,	$V_{DD} = 1.2 V$	40 MHz crystal	0.15–50	24	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI CAL} = 66	50–150	25		
		T _A = 25 °C 416 BGA	MHz)	150–500	25		
		EBI off		500–1000	21		
		CLK off FM on ⁴		IEC and SAE level	K⁵		1,3

Table 7. EMC Radiated Emissions Operating Behaviors: 416 BGA

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² I = 36 dB μ V

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.



Name	Parameter	Condition	Min	Тур	Мах	Unit	Note
V _{DDREG}	Supply voltage VDDREG 5V nominal	LDO5V / SMPS5V mode	4.5	5	5.5	V	1
V _{DDREG}	Supply voltage VDDREG 3V nominal	LDO3V mode	3.0	3.3	3.6	V	1
V _{DD33}	Supply voltage VDDSYN / V _{DD33} 3.3V nominal	LDO3V mode	3.0	3.3	3.6	V	2
V _{DD}	Core supply voltage	—	1.14	1.2	1.32	V	3

Table 10. PMC Operating conditions

 Voltage should be higher than maximum V_{LVDREG} to avoid LVD event
 Applies to both V_{DD33} (flash supply) and VDDSYN (PLL supply) pads. Voltage should be higher than maximum V_{LVD33} to avoid LVD event

 3 $\,$ Voltage should be higher than maximum V_LVD12 to avoid LVD event

NOTE

In the following table, "untrimmed" means "at reset" and "trimmed" means "after reset".

Table 11. PMC Electrical Specifications

ID	Name	Parameter	Min	Тур	Мах	Unit
1	V _{BG}	Nominal bandgap reference voltage	0.608	0.620	0.632	V
1a	—	Untrimmed bandgap reference voltage	V _{BG} – 5%	V _{BG}	V _{BG} + 5%	V
2	V _{DD12OUT}	Nominal VRC regulated 1.2V output VDD	_	1.27	—	V
2a	_	Untrimmed VRC 1.2V output variation before band gap trim (unloaded) Note: Voltage should be higher than maximum V _{LVD12} to avoid LVD event	V _{DD12OUT} – 14%	V _{DD12OUT}	V _{DD12OUT} + 10%	V
2b	-	Trimmed VRC 1.2V output variation after band gap trim (REGCTL load max. 20mA, VDD load max. 1A) ¹	V _{DD12OUT} – 10%	V _{DD12OUT}	V _{DD12OUT} + 5%	V
2c	V _{STEPV12}	Trimming step V _{DD12OUT}		10	—	mV
3	V _{PORC}	POR rising VDD 1.2V		0.7	—	V
За	—	POR VDD 1.2V variation	V _{PORC} – 30%	V _{PORC}	V _{PORC} + 30%	
3b	—	POR 1.2V hysteresis		75	—	mV
4	V _{LVD12}	Nominal rising LVD 1.2V Note: ~V _{DD12OUT} × 0.87	_	1.100	-	V
4a	-	Untrimmed LVD 1.2V variation before band gap trim Note: Rising VDD	V _{LVD12} – 6%	V _{LVD12}	V _{LVD12} + 6%	V
4b	-	Trimmed LVD 1.2V variation after band gap trim Rising VDD	V _{LVD12} – 3%	V _{LVD12}	V _{LVD12} + 3%	V



ID	Name	Parameter	Min	Тур	Max	Unit
12c		LVD VDDREG Hysteresis (LDO3V / LDO5V mode)		30	_	mV
12d	V _{LVDSTEPREG}	Trimming step LVD VDDREG (LDO3V / LDO5V mode)	_	30		mV
13	V _{LVDREG}	Nominal rising LVD VDDREG (SMPS5V mode)		4.360		V
13a		Untrimmed LVD VDDREG variation before band gap trim Note: Rising VDDREG	V _{LVDREG} – 5%	V _{LVDREG}	V _{LVDREG} + 5%	V
13b		Trimmed LVD VDDREG variation after band gap trim Note: Rising VDDREG	V _{LVDREG} – 3%	V _{LVDREG}	V _{LVDREG} + 3%	V
13c	—	LVD VDDREG Hysteresis (SMPS5V mode)	_	50	_	mV
13d	V _{LVDSTEPREG}	Trimming step LVD VDDREG (SMPS5V mode)	_	50		mV
14	V _{LVDA}	Nominal rising LVD VDDA	_	4.60		V
14a	_	Untrimmed LVD VDDA variation before band gap trim	V _{LVDA} – 5%	V _{LVDA}	V _{LVDA} + 5%	V
14b	—	Trimmed LVD VDDA variation after band gap trim	V _{LVDA} – 3%	V _{LVDA}	V _{LVDA} + 3%	V
14c	_	LVD VDDA Hysteresis	_	150	—	mV
14d	V _{LVDASTEP}	Trimming step LVD VDDA	—	20	—	mV
15		SMPS regulator output resistance Note: Pulup to VDDREG when high, pulldown to VSSREG when low.		15	25	Ohm
16	—	SMPS regulator clock frequency (after reset)	1.0	1.5	2.4	MHz
17	—	SMPS regulator overshoot at start-up ²	_	1.32	1.4	V
18	—	SMPS maximum output current	—	1.0	_	A
19		Voltage variation on current step ² (20% to 80% of maximum current with 4 usec constant time)	_	_	0.1	V

Table 11. PMC Electrical Specifications (continued)

¹ VRC linear regulator is capable of sourcing a current up to 20 mA and sinking a current up to 500 uA. When using the recommended ballast transistor the maximum output current provided by the voltage regulator VRC/ballast to the VDD core voltage is up to 1A.

 2 Parameter cannot be tested; this value is based on simulation and characterization.



Electrical Characteristics

Spec	Characteristic	Symbol	Min	Max	Unit
8	Clock Synthesizer Operating Voltage ⁹	V _{DDSYN}	3.0	3.6 ^{1,4}	V
9	Fast I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V _{IH_F}	0.65 × V _{DDE} 0.55 × V _{DDE}	V _{DDE} + 0.3	V
10	Fast I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V _{IL_F}	V _{SS} – 0.3	0.35 × V _{DDE} 0.40 × V _{DDE}	V
11	Medium I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V _{IH_S}	0.65 × V _{DDEH} 0.55 × V _{DDEH}	V _{DDEH} + 0.3	V
12	Medium I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V _{IL_S}	V _{SS} – 0.3	0.35 × V _{DDEH} 0.40 × V _{DDEH}	V
13	Fast I/O Input Hysteresis	V _{HYS_F}	$0.1 \times V_{DDE}$	_	V
14	Medium I/O Input Hysteresis	V _{HYS_S}	0.1 × V _{DDEH}	_	V
15	Analog Input Voltage	V _{INDC}	V _{SSA} – 0.1	V _{DDA} + 0.1	V
16	Fast I/O Output High Voltage ¹⁰	V _{OH_F}	0.8 × V _{DDE}	_	V
17	Medium I/O Output High Voltage ¹¹	V _{OH_S}	0.8 × V _{DDEH}	_	V
18	Fast I/O Output Low Voltage ¹⁰	V _{OL_F}	—	0.2 × V _{DDE}	V
19	Medium I/O Output Low Voltage ¹¹	V _{OL_S}	—	0.2 × V _{DDEH}	V
20	Load Capacitance $(Fast I/O)^{12}$ DSC(PCR[8:9]) = 0b00 DSC(PCR[8:9]) = 0b01 DSC(PCR[8:9]) = 0b10 DSC(PCR[8:9]) = 0b10	CL	 	10 20 30 50	pF pF pF pF
21	Input Capacitance (Digital Pins)	C _{IN}	—	7	pF
22	Input Capacitance (Analog Pins)	C _{IN_A}	—	10	pF
24	Operating Current 1.2 V Supplies @ f_{sys} = 264 MHz V _{DD} @1.32 V V _{STBY} ¹³ @1.2 V and 85°C V _{STBY} @6.0 V and 85°C	I _{DD} I _{DDSTBY} I _{DDSTBY6}		850 0.10 0.15	mA mA mA
25	Operating Current 3.3 V Supplies @ f _{sys} = 264 MHz V _{DD33} ¹⁴ V _{DDSYN}	I _{DD33} I _{DDSYN}		note ¹⁴ 7 ¹⁵	mA mA
26	Operating Current 5.0 V Supplies @ f _{sys} = 264 MHz V _{DDA} Analog Reference Supply Current (Transient) V _{DDREG}	I _{DDA} I _{REF} I _{REG}	 	50 ¹⁶ 1.0 22	mA mA mA





4.12.5 External Bus Interface (EBI) Timing

Table 36. Bus Operation Timing ¹

Spec	Characteristic	Symbol	66 MHz (Ext.	Bus Freq) ^{2 3}	Unit	Notes
opec	Characteristic	Symbol	Min	Max	Onit	Notes
1	D_CLKOUT Period	t _C	15.2	—	ns	Signals are measured at 50% V _{DDE} .
2	D_CLKOUT Duty Cycle	t _{CDC}	45%	55%	t _C	
3	D_CLKOUT Rise Time	t _{CRT}	—	_4	ns	
4	D_CLKOUT Fall Time	t _{CFT}	—	_4	ns	
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time) D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	t _{СОН}	1.0/1.5		ns	Hold time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 1.0 ns EBTS = 1: 1.5 ns
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay) D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	tcov	_	7.0/7.5	ns	Output valid time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 7.0 ns EBTS = 1: 7.5 ns



Electrical Characteristics

Spec	Characteristic	Symbol	Peripheral Bus	s Freq: 132 MHz	Unit
Spec		Symbol	Min	Max	Om
9	Data Setup Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁸ Master (MTFE = 1, CPHA = 1)	t _{S∪I}	20 4 6 20	 	ns ns ns ns
10	Data Hold Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁸ Master (MTFE = 1, CPHA = 1)	t _{HI}	-3 7 12 -3	 	ns ns ns ns
11	Data Valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{SUO}	 	5 25 13 5	ns ns ns ns
12	Data Hold Time for Outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{HO}	-5 2.5 3 -5	 	ns ns ns ns

Table 40. DSPI Timing^{1 2} (continued)

¹ DSPI timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, and T_A = T_L to T_H

² Speed is the nominal maximum frequency of platform clock (f_{platf}). Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 Mhz for system core clock (f_{svs}) + 2% FM.

³ The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two devices communicating over a DSPI link.

⁴ The actual minimum SCK cycle time is limited by pad performance.

⁵ The maximum value is programmable in DSPI_CTAR*n*[PSSCK] and DSPI_CTAR*n*[CSSCK].

⁶ The maximum value is programmable in DSPI_CTAR*n*[PASC] and DSPI_CTAR*n*[ASC].

⁷ For example, external master should start SCK clock not earlier than 3 system clock periods after assertion SS

⁸ This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.

The DSPI in this device can be configured to serialize data to an external device that implements the Microsecond Bus protocol. DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) for data and clock signals to improve high speed operation.

Table 41.	DSPI	LVDS	Timing ^{1, 2}
-----------	------	------	------------------------

Characteristic	Symbol	Min	Max	Unit
LVDS Clock to Data/Chip Select Outputs	t _{lvdsdata}	–0.25 × t _{SCYC}	+0.25 × t _{SCYC}	ns

¹ These are typical values that are estimated from simulation.

² See DSPI LVDS Pad related data in Table 17.



Appendix A Signal Properties and Muxing

The following table shows the signals properties for each pin on the MPC5674F. For each port pin that has an associated SIU_PCR*n* register to control its pin properties, the supported functions column lists the functions associated with the programming of the SIU_PCR*n*[PA] bit in the order: Primary function (P), Function 2 (F2), Function 3 (F3), and GPIO (G). See Figure 49.

Primary Functions	GPIO/ PCR ¹	Signal Name ²	P/ F/ G	Function ³	Function Summary	I/O	Pa Ty
are listed First	113	TCRCLKA_IRQ7_GPIO113	Ρ	TCRCLKA	eTPU A TCR clock	I	5V
Secondary Functions			A1	IRQ7	External interrupt request	I	
are alternate functions			A2	—	—	—	
GPIO Functions are listed Last			G	GPIO113	GPIO	I/O	
				Function not im	plemented on this device		

MPC5674F Microcontroller Data Sheet, Rev. 10.1

CR ¹					on	Type ⁵	e ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
173	ETPUB26_	Р	ETPUB26	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	—	V23	Y23
	GPIO173	A1	—	—	-							
		A2	—	—	-							
		G	GPIO173	GPIO	I/O				—/WKPCFG —			
174	ETPUB27_	Р	ETPUB27	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG		—	Y25	Y24
	GPIO174	A1	—	—								
		A2	—	—	-							
		G	GPIO174	GPIO	I/O							
175	ETPUB28_	Р	ETPUB28	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	G — Y24	Y24	AA24
	GPIO175	A1	—	—	-							
		A2	—	—	-							
		G	GPIO175	GPIO	I/O							
176	ETPUB29_	Р	ETPUB29	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	—	Y23	W22
	GPIO176	A1	—	—	-							
		A2	—	—	—							
		G	GPIO176	GPIO	I/O							
177	ETPUB30_	Р	ETPUB30	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	U20	AA24	AB24
	GPIO177	A1	—	—	—							
		A2	—	—								
		G	GPIO177	GPIO	I/O							
178	ETPUB31_	Р	ETPUB31	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	U19	AB24	Y22
	GPIO178	A1	—	 _	-							
		A2	—	-	-							
		G	GPIO178	GPIO	I/O							



CR ¹		33			ion	pe ⁵	Je ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
				GPIO, IRQ, Flexi	Ray							
440	TCRCLKC_ GPIO440 ⁹	Р	-	—	-	MH	V _{DDEH7}	—/Up	—/Up	B22	B26	F22
	GPIO440 [°]	A1	—	_	-							
		A2	—	—	—							
		G	GPIO440	GPIO	I/O							
441	ETPUC0_ GPIO441 ⁹	Р	—	—	_	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	C21	C25	C25
	GPIO441°	A1	—	—	_							
		A2	—	-	_							
		G	GPIO441	GPIO	I/O							
442	ETPUC1_ GPIO442 ⁹	Р	—	—	_	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	D20 C26	C26	
	GPIO442°	A1	—	-	_							
		A2	—	-	_							
		G	GPIO442	GPIO	I/O							
443	ETPUC2_ GPIO443 ⁹	Р	—	-	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	D22	D25	D25
	GPI0443°	A1	—	-	—							
		A2	—	-	_							
		G	GPIO443	GPIO	I/O							
444	ETPUC3_ GPIO444 ⁹	Р	—	-	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	D21	D26	D26
	GPIO444°	A1	—	-	—							
		A2	—	_	-							
		G	GPIO444	GPIO	I/O							
445	ETPUC4_ GPIO445 ⁹	Р	—	-	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	E22	E24	E24
	GPI0445°	A1	—	_	_							
		A2	—	-	_							
		G	GPIO445	GPIO	I/O							

 Table 43. Signal Properties and Muxing Summary (continued)

85

CR ¹		5			on	pe ⁵	e ⁶	Ctoto during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	after RESET ⁸	324	416	516
452		Р	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	E21	G23	G22
	GPIO452 ⁹	A1	IRQ2	External interrupt request	I							
		A2	—	—	—							
		G	GPIO452	GPIO	I/O							
453	ETPUC12_IRQ3_	Р	—	-	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F19	G24	G23
	GPIO453 ⁹	A1	IRQ3	External interrupt request	I							
		A2	—	-	—							
		G	GPIO453	GPIO	I/O							
454	ETPUC13_3_IRQ4_	Р	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F21	G25	G24
	GPIO454 ⁹	A1	IRQ4	External interrupt request	Ι							
		A2	—	-	—							
		G	GPIO454	GPIO	I/O							
455	ETPUC14_4_IRQ5_	Р	—	-	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F20	G26	G25
	GPIO455 ⁹	A1	IRQ5	External interrupt request	Ι							
		A2	—	—	—							
		G	GPIO455	GPIO	I/O							
456	ETPUC15	Р	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	_	H23	G26
	GPIO456 ⁹	A1	—	_	_							
		A2	—	_	—							
		G	GPIO456	GPIO	I/O							
457	ETPUC16_FR_A_TX_	Р	—	_	_	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	_	H24	H22
	GPIO457 ⁹	A1	FR_A_TX	FlexRay A transfer	0							
		A2	—	—	_							
		G	GPIO457	GPIO	I/O							

CR ¹		5			u	pe ⁵	e ⁶	State during	State	Packa	age Lo	cation	
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516	
283	D_ADD_DAT5_ GPIO283	Р	D_ADD_DAT5	EBI data only in non-mux mode. Address and data in mux mode.	I/O	F	V _{DDE10}	—/Up	—/Up		_	M25	
		A1	—	—	—								
		A2	—	—	—								
		G	GPIO283	GPIO	I/O								
284	D_ADD_DAT6_ GPIO284	Р	D_ADD_DAT6	EBI data only in non-mux mode. Address and data in mux mode.	I/O	F	V _{DDE10}	—/Up	—/Up		—	N22	
		A1	—	—	—								
		A2	—	—									
		G	GPIO284	GPIO	I/O								
285	D_ADD_DAT7_ GPIO285	Р	D_ADD_DAT7	EBI data only in non-mux mode. Address and data in mux mode.	I/O	F	V _{DDE10}	—/Up	—/Up	—	_	M24	
		A1	—	—	—								
		A2	—	—	—								
		G	GPIO285	GPIO	I/O								
286	D_ADD_DAT8_ GPIO286	Р	D_ADD_DAT8	EBI data only in non-mux mode. Address and data in mux mode.	I/O	F	V _{DDE10}	—/Up	—/Up		_	M23	
		A1	—	—	—								
		A2	—	—	—								
		G	GPIO286	GPIO	I/O								
287	D_ADD_DAT9_ GPIO287	Ρ	D_ADD_DAT9	EBI data only in non-mux mode. Address and data in mux mode.	I/O	F	V _{DDE10}	—/Up	—/Up	_	—	M22	
		A1	—	—	—								
		A2	_	—	—								
		G	GPIO287	GPIO	I/O								

CR ¹	_	°.			ion	'pe ⁵	je ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
293	D_ADD_DAT15_GPIO293	Ρ	D_ADD_DAT15	EBI data only in non-mux mode. Address and data in mux mode.	I/O	F	V _{DDE10}	—/Up	—/Up		—	K26
		A1	—	—	-							
		A2	—	—	-							
		G	GPIO293	GPIO	I/O							
294	D_RD_WR_GPIO294	Р	D_RD_WR	EBI read/write	0	F	V _{DDE10}	—/Up	—/Up	_	—	R26
		A1	—	—	_							
		A2	—	_	_							
		G	GPIO294	GPIO	I/O							
295	D_WE0_GPIO295	Р	D_WE0	EBI write enable	0	F	V _{DDE8}	—/Up	—/Up	_	—	N1
		A1	—	—	_							
		A2	—	_	-							
		G	GPIO295	GPIO	I/O							
296	D_WE1_GPIO296	Р	D_WE1	EBI write enable	0	F	V _{DDE8}	—/Up	—/Up	_	—	P5
		A1	—	—	-							
		A2	—	—	-							
		G	GPIO296	GPIO	I/O							
297	D_OE_GPIO297	Р	D_OE	EBI output enable	0	F	V _{DDE10}	—/Up	—/Up	_	—	P23
		A1	—	—	—							
		A2	—	—	-							
		G	GPIO297	GPIO	I/O							
298	D_TS_GPIO298	Р	D_TS	EBI transfer start	0	F	V _{DDE9}	—/Up	—/Up	_	—	AE9
		A1	—	—	-							
		A2	_	-	-							
		G	GPIO298	GPIO	I/O							

CR ¹		5			uo	pe ⁵	e ⁶	State during	State	Packa	age Lo	catio
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶		after RESET ⁸	324	416	516
305	D_ADD9_GPIO305	Р	D_ADD9	EBI address bus	I/O	F	V _{DDE8}	—/Up	—/Up	_	—	P1
		A1	—	—	—							
		A2	_	_	—							
		G	GPIO305	GPIO	I/O							
306	D_ADD10_GPIO306	Р	D_ADD10	EBI address bus	I/O	F	V _{DDE8}	—/Up	—/Up		—	Pź
		A1	—	—	—							
		A2	—	—	—							
		G	GPIO306	GPIO	I/O							
307	D_ADD11_GPIO307	Р	D_ADD11	EBI address bus	I/O	F	V _{DDE8}	—/Up	—/Up	_	—	P
		A1	—	—	—							
		A2	—	—	—							
		G	GPIO307	GPIO	I/O							
	·			Reset and C	locks							
-	RESET	Р	RESET	External reset input	1	MH	V _{DDEH1}	RESET/Up	RESET/Up	M2	R2	N
230	RSTOUT	Р	RSTOUT	External reset output	0	MH	V _{DDEH1}	RSTOUT/Low	RSTOUT/ High	A3	A3	A
211	BOOTCFG0_IRQ2_	Р	BOOTCFG0	Boot configuration	I	MH	V _{DDEH1}	BOOTCFG/	BOOTCFG/	_	—	L
	GPIO211	A1	IRQ2		I			Down	Down			
		A2	—	—	—							
		G	GPIO211	GPIO	I/O							
212	BOOTCFG1_IRQ3_	Р	BOOTCFG1	Boot configuration	I	MH	V _{DDEH1}	BOOTCFG/	Input/Down	L1	N2	L
	GPIO212	A1	IRQ3	External interrupt request	I			Down				
		A2	_	—	-							
		G	GPIO212	GPIO	I/O							

CR ¹		~			no	pe ⁵	e ^e	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
	MDO12_GPIO231	_13	MDO12 ¹⁵	Nexus message data out	0	F	V _{DDE2}	O/Low	—/Down	V1	AA1	Y5
		A1	—	-	—							
		A2	—	-	—							
		G	GPIO231	GPIO	I/O							
232	MDO13_GPIO232	_13	MDO13 ¹⁵	Nexus message data out	0	F	V _{DDE2}	O/Low	—/Down	W2	AA2	AA1
		A1	—	-	—							
		A2	—	-	—							
		G	GPIO232	GPIO	I/O							
233	MDO14_GPIO233	_ ¹³	MDO14 ¹⁵	Nexus message data out	0	F	V _{DDE2}	O/Low	—/Down	V3	AA3	AA
		A1	—	-	—							
		A2	—	-	—							
		G	GPIO233	GPIO	I/O							
234	MDO15_GPIO234	_13	MDO15 ¹⁵	Nexus message data out	0	F	V _{DDE2}	O/Low	—/Down	U4	Y4	AA
		A1	—	-	—							
		A2	—	-	—							
		G	GPIO234	GPIO	I/O							
224	MSEO0	_13	MSEO0 ¹⁵	Nexus message start/end out	0	F	V _{DDE2}	O/Low	MSEO/HI	P2	U2	U6
225	MSEO1	_ ¹³	MSEO1 ¹⁵	Nexus message start/end out	0	F	V _{DDE2}	O/Low	MSEO/HI	N3	Т3	U5
226	RDY	_13	RDY	Nexus ready output	0	F	V _{DDE2}	O/Low	RDY/HI	M4	R4	UB
—	тск	_13	тск	JTAG test clock input	I	F	V _{DDE2}	TCK/Down	TCK/Down	Y1	AB2	AB
_	TDI	- ¹³	TDI	JTAG test data input	I	F	V _{DDE2}	TDI/Up	TDI/Up	Y2	AC2	AC
228	TDO	_13	TDO	JTAG test data output	0	F	V _{DDE2}	TDO/Up	TDO/Up	W1	AB1	AB
_	TMS	_13	TMS	JTAG test mode select input	I	F	V _{DDE2}	TMS/Up	TMS/Up	W3	AB3	AB
_	JCOMP	_13	JCOMP	JTAG TAP controller enable	Ι	F	V _{DDE2}	JCOMP/Down	JCOMP/Down	M1	R1	U2
_	TEST	-	TEST	Test mode select (not for customer use)	I	F	V _{DDEH1}	TEST/Down	TEST/Down	B4	B4	B4
_	VDDSYN	—	VDDSYN	Clock synthesizer power input	Ι	VDDE	V _{DDSYN}	VDDSYN	VDDSYN	Y22	AD26	AD2

Table 43. Signal Properties and Muxing Summary (continued)

CR ¹	Signal Name ²		Function ⁴		ion	Type ⁵	age ⁶	State during	State	Packa	cation	
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	_ 0	after RESET ⁸	324	416	516
—	VSSSYN	_	VSSSYN	Clock synthesizer ground input	Ι	VSSE	V _{DDSYN}	VSSSYN	VSSSYN	U22	AA26	AA26
	VSTBY	-	VSTBY	SRAM standby power input	I	VHV	V _{DDEH1}	VSTBY	VSTBY	K4	M4	M4
_	REGSEL	—	REGSEL	Selects regulator mode (Linear/Switch mode)	Ι	AE	V _{DDREG}	REGSEL	REGSEL	V20	W23	W23
_	REGCTL	—	REGCTL	Regulator controller output to base/gate of power transistor	0	AE	V _{DDREG}	REGCTL	REGCTL	T22	Y26	Y26
	VSSFL	-	VSSFL	Tie to V _{SS}	I	VSS	V _{DDREG}	VSSFL	VSSFL	V21	AB25	AB25
_	VDDREG	—	VDDREG	Source voltage for on-chip regulators and Low voltage detect circuits	Ι	VDDINT	V _{DDREG}	VDDREG	VDDREG	U21	AA25	AA25

The GPIO number is the same as the corresponding pad configuration register (SIU_PCRn) number in pins that have GPIO functionality. For pins that do not have GPIO functionality, this number is the PCR number.

² The primary signal name is used as the pin label on the BGA map for identification purposes. However, the primary signal function is not available on all devices and is indicated by a dash in the following table columns: Signal Functions, P/F/G, and I/O Type.

³ P/A/G stands for Primary/Alternate/GPIO. This column indicates which function on a pin is Primary, Alternate 1, Alternate 2, (Alternate *n*) and GPIO.

⁴ Each line in the Function column corresponds to a separate signal function on the pin. For all device I/O pins, the primary, alternate, or GPIO signal functions are designated in the PA field of the SIU_PCRn registers except where explicitly noted.

⁵ MH = High voltage, medium speed

F = Fast speed

FS = Fast speed with slew

AE = Analog with ESD protection circuitry (up/down = pull up and pull down circuits included in the pad)

VHV = Very high voltage

⁶ VDDE (fast I/O) and VDDEH (slow I/O) power supply inputs are grouped into segments. Each segment of VDDEH pins can connect to a separate 3.3–5.0 V (+5%/–10%) power supply input. Each segment of VDDE pins can connect to a separate 1.8–3.3 V (±10%) power supply.

⁷ The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. The terminology used in this column is: O – output, I – input, Up – weak pull up enabled, Down – weak pulldown enabled, Low – output driven low, High – output driven high, ABS — Auto Baud Select (during Reset or until JCOMP assertion). A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin. The signal name to the left or right of the slash indicates the pin is enabled.

⁸ The Function After Reset of a GPI function is general purpose input. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin.

⁹ This signal name includes eTPU_C functionality that this device does not have. This is for forward compatibility with devices that have an eTPU_C.

¹⁰ During and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device.

¹¹ NMI does not have a PCR PA configuration; it is enabled when NMI is enabled through the SIU_IREER and SIU_IFEER registers.



- ¹² Nexus reset is different than system reset; MDO 1-11 are enabled when trace (RPM or FPM) is enabled, and MDO 12-15 when FPM trace is enabled. MSEO and MCKO are also dependent on trace (RPM or FPM) being enabled.
- ¹³ The Nexus pins don't have a "primary" function as they are not configured by the SIU. The pins are selected by asserting JCOMP and configuring the NPC. SIU values have no effect on the function of these pins once enabled.
- ¹⁴ MCKO is disabled from reset; it can be enabled from the tool (controlled by Nexus NPC_PCR register).
- ¹⁵ Do not connect pin directly to a power supply or ground.



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address:freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2008-2015 Freescale Semiconductor, Inc.

Document Number: MPC5674F Rev. 10.1 06/2015