# 



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	V850E1
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 1.65V
Data Converters	A/D 12x10b, 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3913gf-r-gas-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.4 Address Space

# 3.4.1 CPU address space

The CPU of the V850E/IG4 and V850E/IH4 has 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). Also, in instruction address addressing, a maximum of 64 MB of linear address space (program space) is supported.

Figure 3-2 shows the CPU address space.







#### 5.5.2 Operation timing

#### (1) Power on (power-on reset)





#### 7.6.3 External trigger pulse output mode (TABnMD2 to TABnMD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter AB waits for a trigger when the TABnCTL0.TABnCE bit is set to 1. When the valid edge of an external trigger input signal (TRGBn) is detected, 16-bit timer/event counter AB starts counting, and outputs a PWM waveform (up to 3-phase) from the TOBn1 to TOBn3 pins. A PWM waveform with a duty factor of 50% whose half cycle is the set value of the TABnCCR0 register + 1 can also be output from the TOBn0 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger input.













# 8.4 Registers

# (1) TMTn control register 0 (TTnCTL0)

The TTnCTL0 register is an 8-bit register that controls the operation of TMTn.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TTnCTL0 register by software.

After reset: 00H		R/W	Address:	TT0CTLC TT2CTLC	FFFFF	580H, TT1CT 780H, TT3CT	LO FFFF LO FFFF	F5C0H, F7C0H	
	<7>	6	5	4	3	2	1	0	
TTnCTL0	TTnCE	0	0	0	0	TTnCKS2	TTnCKS1	TTnCKS0	
(n = 0 to 3)									
	TTnCE		TMTn operation control						
	0	TMTn ope	MTn operation disabled (TMTn reset asynchronously <sup>Note</sup> )						
	1	TMTn ope	MTn operation enabled. TMTn operation start						
		1		1					
	TTnCKS2	TTnCKS1	TTnCKS0		Interna	al count clock	selection		
	0	0	0	fxx/2					
	0	0	1	fxx/4					
	0	1	0	fxx/8					
	0	1	1	fxx/32					
	1	0	0	fxx/256					
	1	0	1	fxx/1024					
	1	1	0	fxx/2048					
	1	1	1	fxx/4096					
Note The TTnOPT0. (TOTn0 and TO counter is reset. Cautions 1. Set the T When th be set si 2. Be sure	TnOVF b Tn1 pins) TnCKS2 f e value of multaneo to set bits	it and the are reset to TTnCK f the TTn usly. s 3 to 6 to	e 16-bit c t to the T S0 bits w CE bit is o "0".	ounter an TnIOC0 re hen the T changed	e reset egister s TnCE b from 0 t	simultaneou set status a oit = 0. to 1, the TT	usly. Mo it the san <b>TnCKS2 t</b>	reover, tim ne time as o TTnCKS	er outputs the 16-bit 0 bits can

**Remark** fxx: Peripheral clock



When the TTnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TTnCCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTTEQCn0) is generated.

The INTTTEQCn0 signal is generated each time the valid edge of the external event count input has been detected "value set to TTnCCR0 register + 1" times.













#### Figure 10-24. Example of Rewriting TABnCCR1 to TABnCCR3 Registers (Rewriting Before Match Occurs)





#### (c) Rewriting TABnCCRm register



#### Figure 10-30. Example of Rewriting TABnCCRm Register

#### (d) Transferring TABnOPT1 register value

Do not set the TABnOPT1.TABnID4 to TABnOPT1.TABnID0 bits to other than 00000. When using the interrupt culling function, rewrite the TABnOPT1 register in the intermittent batch rewrite mode (transfer culling mode).

For details of rewriting the TABnOPT1 register, see **10.4.3** Interrupt culling function.



#### (2) Operation of multiple channel conversion

The signals of two or more analog input pins specified by the ADnCHEN register are sequentially converted, starting from the pin with the lowest number, using a signal specified by the ADnTSEL.ADnTRGSEL11 and ADnTSEL.ADnTRGSEL10 bits as a trigger. The result of conversion is stored in the ADnCRk register corresponding to the analog input pin.

When conversion of the signals of all the specified analog input pins is completed, an A/Dn conversion end interrupt request signal (INTADn) is generated. After completion of conversion, the A/D converter waits for the trigger with the ADnSCM.ADnCE bit remaining set to 1.

This operation is suitable for an application where two or more analog input signals should be monitored when the trigger is generated.

Analog Input Pin	A/D Conversion Result Register
ANInk <sup>Note</sup>	ADnCRk
:	
ANInk <sup>Note</sup>	ADnCRk

Note Two or more can be specified by the ADnCHEN register.

However, A/D conversion is sequentially executed starting from the pin with the lowest number.

```
Remark A/D converter 0: n = 0

k = 0 to 3, 5 to 7

A/D converter 1: n = 1

V850E/IG4: k = 0 to 2, 5 to 7

V850E/IH4: k = 0 to 3, 5 to 7
```

#### Figure 12-19. Example of Multiple Channel Conversion Operation (Hardware Trigger Mode): A/D Converter 0





#### 12.6 Cautions

#### 12.6.1 Stopping conversion operation

The ongoing conversion operation is stopped when 0 is written to the ADnSCM.ADnCE bit. At this time, the conversion result in the A/Dn conversion result register m (ADnCRm) and A/Dn conversion result extension register a (ADnECRa) is undefined. Therefore, read the A/D conversion result after A/D conversion has been completed (after the A/Dn conversion end interrupt request signal (INTADn) has been issued), and then write 0 to the ADnCE bit as necessary.

Note that the ADnCE bit is not cleared to 0 in all the modes even after the INTADn signal is generated.

**Remark** n = 0, 1 m = 0 to 15

# 12.6.2 Interval of trigger during conversion operation in hardware trigger mode, conversion channel specification mode, and extension buffer mode

Inputting a trigger during conversion operation is ignored in the hardware trigger mode, conversion channel specification mode, and extension buffer mode. Therefore, the interval of the trigger (input time) in the hardware trigger mode, conversion channel specification mode, and extension buffer mode must be longer than the A/D conversion time specified by the ADnCTC.ADnFR3 to ADnCTC.ADnFR0 bits (see **Table 12-2 Number of A/D Conversion Clocks and A/D Conversion Time**).

**Remark** n = 0, 1

#### 12.6.3 Writing to ADnSCM register

#### (1) Restarting A/D conversion

To restart A/D conversion, write the same value to the ADnSCM register. To change the ADnPLM, ADnTRG1, and ADnTRG0 bits, be sure to set the ADnCE bit to 0.

#### (2) Contention between end of A/D conversion and writing to ADnSCM register

If completion of A/D conversion contends with writing to the ADnSCM register during A/D conversion operation, the conversion result is correctly stored in the ADnCRm and ADnECRa registers, if the A/Dn conversion end interrupt request signal (INTADn) is generated. If the INTADn signal is not generated, the A/D conversion operation is aborted. Therefore, the previous conversion result is held by the ADnCRm and ADnECRa registers.

#### (3) Successive writing to ADnSCM register

To successively write the ADnSCM register when the conversion operation is enabled (ADnCE bit = 1), be sure to wait for time of at least 5 base clocks ( $f_{AD01}$ ).

The ADnSCM register can be successively written when the ADnCE bit is set to 1 after the ADnSCM register is written while the ADnCE bit = 0.

**Remark** n = 0, 1



# 17.6 I<sup>2</sup>C Bus Definitions and Control Methods

The following section describes the  $l^2C$  bus's serial data communication format and the status generated by the  $l^2C$  bus. The transfer timing for the "start condition", "address", "transfer direction specification", "data", and "stop condition" generated via the  $l^2C$  bus's serial data bus is shown below.





The master device generates the start condition, slave address, and stop condition.

ACK can be generated by either the master or slave device (normally, it is generated by the device that receives 8bit data).

The serial clock (SCL) is continuously output by the master device. However, in the slave device, the SCL's lowlevel period can be extended and a wait can be inserted.

#### 17.6.1 Start condition

A start condition is met when the SCL pin is at high level and the SDA pin changes from high level to low level. The start conditions for the SCL pin and SDA pin are generated when the master device starts a serial transfer to the slave device. Start conditions can be detected when the device is used as a slave.





A start condition is generated when the IICC0.STT0 bit is set to 1 after a stop condition has been detected (IICS0.SPD0 bit = 1). When a start condition is detected, IICS0.STD0 bit is set to 1.



#### 17.6.5 Stop condition

When the SCL pin is at high level, changing the SDA pin from low level to high level generates a stop condition.

A stop condition is generated when serial transfer from the master device to the slave device has been completed. Stop conditions can be detected when the device is used as a slave.





A stop condition is generated when the IICC0.SPT0 bit is set to 1. When the stop condition is detected, the IICS0.SPD0 bit is set to 1 and the interrupt request signal (INTIIC) is generated when the IICC0.SPIE0 bit is set to 1.









#### 19.9 Periods in Which CPU Does Not Acknowledge Interrupts

An interrupt is acknowledged by the CPU while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sample instruction and the next instruction (the interrupt is held pending).

The interrupt request non-sample instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- Store instruction for the command register (PRCMD).
- Store instructions or bit manipulation instructions excluding tst1 instruction for the following registers.
  - Interrupt-related registers:
  - Interrupt control register (xxICn) and interrupt mask registers 0 to 6 (IMR0 to IMR6)
  - Power save control register (PSC)

#### Remark xx: Identification name of each peripheral unit (see Table 19-2)

n: Peripheral unit number (see **Table 19-2**)

#### 19.10 Caution

Note that if a port is set to external interrupt input (INTP00 to INTP19, INTADT0, and INTADT1), the timer/counter-related interrupt, serial interface-related interrupt, and A/D converter-related interrupt, which are alternate functions, do not occur.



# (2) Releasing HALT mode by RESET pin input or by WDTRES, LVIRES, or POCRES signal generation The same operation as the normal reset operation is performed.

Setting of HALT Mode		Operation Status						
Item								
Clock generator, PLL		Operates						
System clock (fxx)	1	Supply						
СРИ		Stops operation						
DMA		Operable						
Interrupt controller		Operable						
Timer	TAA0 to TAA2	Operable						
	TAB0, TAB1	Operable						
	TMT0 to TMT3	Operable						
	TMM0 to TMM3	Operable						
Watchdog timer		Operable						
Serial interface	CSIF0 to CSIF2	Operable						
	UARTA0 to UARTA2	Operable						
	UARTB	Operable						
	I <sup>2</sup> C	Operable						
A/D converters 0 t	to 2	Operable						
Clock monitor		Operable						
Low-voltage detect	otor	Operable						
Power-on-clear cir	rcuit	Operable						
Port function		Retains status before HALT mode was set.						
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the HALT mode was set.						

#### Table 20-3. Operation Status in HALT Mode



# CHAPTER 22 LOW-VOLTAGE DETECTOR

# 22.1 Functions

The low-voltage detector (LVI) has the following functions.

- Compares the supply voltage (V850E/IG4: EVDD0, EVDD1, EVDD2, V850E/IH4: FVDD) and detection voltage (VLVI) and generates an interrupt request signal (INTLVIL, INTLVIH) or internal reset signal (LVIRES) when the supply voltage drops below the detection voltage.
- The level of the supply voltage to be detected can be changed by software (in two steps).
- An interrupt request signal (INTLVIL, INTLVIH) or internal reset signal (LVIRES) can be selected.
- Can operate in STOP mode.
- Operation can be stopped by software.

If the low-voltage detector is used to generate a reset signal, the RESF.LVIRF bit is set to 1 when the reset signal is generated. For details of RESF register, see **CHAPTER 21 RESET FUNCTIONS**.



#### • Port registers when CSIF0 is used

When CSIF0 is used, port registers are set to make the SIF0, SOF0, SCKF0, and HS (P44) pins valid by the debug monitor program. Do not change the following register settings with the user program during debugging. (The same value can be overwritten.)





# (b) Internal RESET (recommended conditions)





	<del> </del>		<del>.</del>					·			(3/6	3)
Mnemonic Operand		Opcode	Operation			ecuti Clocl	ion k		F	i		
					i	r	I	CY	ov	s	Z	SAT
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Halfword))			1	Note 11					
LDSR reg2,re	reg2,regID	rrrrr111111RRRRR	SR[regID]←GR[reg2]	Other than regID = PSW	1	1	1					
		000000000100000 Note 12		regID = PSW	1	1	1	×	×	×	×	×
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Halfword)			1	Note 11					
LD.W	disp16[reg1],reg2	rrrr111001RRRRR dddddddddddddd Note 8	adr-GR[reg1]+sign-extend(disp16) GR[reg2]-Load-memory(adr,Word)			1	Note 11					
MOV	reg1,reg2	rrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1					
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32			2	2					
MOVEA	imm16,reg1,reg2	rrrr110001RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)			1	1					
MOVHI	imm16,reg1,reg2	rrrrr110010RRRRR	GR[reg2]←GR[reg1]+(imm16 ll 0 <sup>16</sup> )			1	1					
MUL <sup>Note 22</sup>	reg1,reg2,reg3	rrrr111111RRRRR wwwww01000100000	GR[reg3] Ⅱ GR[reg2]←GR[reg2]xGR[reg1]			2 Note14	2					
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII00 Note 13	GR[reg3] II GR[reg2]←GR[reg2]xsign-extend(imm9)			2 Note14	2					
MULH	reg1,reg2	rrrr000111RRRRR	GR[reg2]←GR[reg2] <sup>№te 6</sup> xGR[reg1] <sup>№te 6</sup>			1	2					
	imm5,reg2	rrrr010111iiiii	GR[reg2]←GR[reg2] <sup>№ te 6</sup> xsign-extend(imm5)			1	2					
MULHI	imm16,reg1,reg2	rrrr110111RRRRR	GR[reg2]←GR[reg1] <sup>№te 6</sup> ximm16			1	2					
MULU <sup>Note 22</sup>	reg1,reg2,reg3	rrrr111111RRRRR wwwww01000100010	GR[reg3] II GR[reg2]←GR[reg2]xGR[reg1]			2 Note 14	2					
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR[reg2]xzero-extend(imm9)		1	2 Note 14	2					
NOP		000000000000000000000000000000000000000	Pass at least one clock cycle doing nothing.		1	1	1					
NOT	reg1,reg2	rrrr000001RRRRR	GR[reg2]←NOT(GR[reg1])		1	1	1		0	×	×	
NOT1	VOT1 bit#3,disp16[reg1] 01bbb111110RRR		adr←GR[reg1]+sign-exten Z flag←Not(Load-memory Store-memory-bit(adr,bit#;	ıd(disp16) -bit(adr,bit#3)) 3,Z flag)	3 Note 3	3 Note 3	3 Note 3				×	
reg2,[reg1]		rrrrr111111RRRRR	adr←GR[reg1]		3	3	3				×	
	000000011100010 Z flag—Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,Z flag)		-bit(adr,reg2)) 2,Z flag)	Note 3	Note 3	Note 3						

