



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	V850E1
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	480KB (480K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 1.65V
Data Converters	A/D 12x10b, 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3918gf-r-gat-ax

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CHAPTER	R 13 A/D CONVERTER 2	701
13.1	Features	
13.2	Configuration	
13.3	Control Registers	
13.4	Operation	712
	13.4.1 Basic operation	712
	13.4.2 Trigger mode	
	13.4.3 Operation mode	
13.5	Operation in Software Trigger Mode	
13.6	Internal Equivalent Circuit	
13.7	Cautions	
13.8	How to Read A/D Converter Characteristics Table	730
CHAPTER	R 14 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)	
14.1	Features	
14.2	Configuration	732
	14.2.1 Pin functions of each channel	734
14.3	Mode Switching Between UARTA and Other Serial Interface	735
	14.3.1 Mode switching between UARTA0 and CSIF0	735
	14.3.2 Mode switching between UARTA1 and I ² C	736
	14.3.3 Mode switching between UARTA2 and CSIF1	737
14.4	Control Registers	738
14.5	Interrupt Request Signals	744
14.6	Operation	745
	14.6.1 Data format	745
	14.6.2 UART transmission	747
	14.6.3 Continuous transmission procedure	748
	14.6.4 UART reception	750
	14.6.5 Reception errors	751
	14.6.6 Parity types and operations	752
	14.6.7 Receive data noise filter	753
14.7	Dedicated Baud Rate Generator	754
14.8	Cautions	761
		700
	R 15 ASYNCHRONOUS SERIAL INTERFACE B (UARTB)	
15.1	Features	
15.2	Configuration	
	15.2.1 Pin functions of each channel	
15.3	Mode Switching Between UARTB and CSIF2	
15.4	Control Registers	
15.5	Interrupt Request Signals	
15.6	Control Modes	
15.7	Operation	
	15.7.1 Data format	-
	15.7.2 Transmit operation	
	15.7.3 Continuous transmission operation	
	15.7.4 Receive operation	796

2.3 Pin I/O Circuits



Note V850E/IH4 only



		r	1					(2/18)
Address	Function Register Name	Symbol	R/W		Bit Ur Manip	After Reset		
				1	8	16	32	
FFFFF0A0H	DMA trigger factor register 2	DTFR2	R/W					0000H
FFFFF0A0H	DMA trigger factor register 2L	DTFR2L						00H
FFFFF0A1H	DMA trigger factor register 2H	DTFR2H						00H
FFFF0A2H	DMA addressing control register 2	DADC2						0000H
FFFF0A4H	DMA transfer count specification register 2	DTCR2						Undefined
FFFFF0A6H	DMA transfer destination address specification register 2	DDAR2					\checkmark	Undefined
FFFFF0A6H	DMA transfer destination address specification register 2L	DDAR2L				\checkmark		Undefined
FFFF0A8H	DMA transfer destination address specification register 2H	DDAR2H				\checkmark		Undefined
FFFF0AAH	DMA transfer source address specification register 2	DSAR2					\checkmark	Undefined
FFFFF0AAH	DMA transfer source address specification register 2L	DSAR2L				\checkmark		Undefined
FFFFF0ACH	DMA transfer source address specification register 2H	DSAR2H						Undefined
FFFFF0AEH	DMA channel control register 2	DCHC2				\checkmark		0000H
FFFF0B0H	DMA trigger factor register 3	DTFR3				\checkmark		0000H
FFFFF0B0H	DMA trigger factor register 3L	DTFR3L			\checkmark			00H
FFFFF0B1H	DMA trigger factor register 3H	DTFR3H			\checkmark			00H
FFFF6B2H	DMA addressing control register 3	DADC3						0000H
FFFF6B4H	DMA transfer count specification register 3	DTCR3				\checkmark		Undefined
FFFF0B6H	DMA transfer destination address specification register 3	DDAR3					\checkmark	Undefined
FFFF0B6H	DMA transfer destination address specification register 3L	DDAR3L				\checkmark		Undefined
FFFF0B8H	DMA transfer destination address specification register 3H	DDAR3H				\checkmark		Undefined
FFFF0BAH	DMA transfer source address specification register 3	DSAR3					\checkmark	Undefined
FFFF0BAH	DMA transfer source address specification register 3L	DSAR3L				\checkmark		Undefined
FFFF0BCH	DMA transfer source address specification register 3H	DSAR3H				\checkmark		Undefined
FFFFOBEH	DMA channel control register 3	DCHC3						0000H
FFFFF0C0H	DMA trigger factor register 4	DTFR4						0000H
FFFFF0C0H	DMA trigger factor register 4L	DTFR4L			\checkmark			00H
FFFFF0C1H	DMA trigger factor register 4H	DTFR4H			\checkmark			00H
FFFFF0C2H	DMA addressing control register 4	DADC4				\checkmark		0000H
FFFFF0C4H	DMA transfer count specification register 4	DTCR4						Undefined
FFFFF0C6H	DMA transfer destination address specification register 4	DDAR4					V	Undefined
FFFFF0C6H	DMA transfer destination address specification register 4L	DDAR4L				V		Undefined
FFFF6C8H	DMA transfer destination address specification register 4H	DDAR4H				\checkmark		Undefined







(d) Conflict between trigger detection and match with CCR0 buffer register

If the trigger is detected immediately after the INTTBnCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOBnb pin is extended by time from generation of the INTTBnCC0 signal to trigger detection.



If the trigger is detected immediately before the INTTBnCC0 signal is generated, the INTTBnCC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOBnb pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.







Figure 7-26. Register Setting in One-Shot Pulse Output Mode (2/3)



(11) TMTn capture/compare register 0 (TTnCCR0)

The TTnCCR0 register is a 16-bit register that can be used as a capture register or compare register depending on the mode.

This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TTnOPT0.TTnCCS0 bit. In the pulse width measurement mode, the TTnCCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TTnCCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Remark n = 0 to 3

Afte	er rese	et: 000	00H	R/V	N	Addre		TOCO				<i>'</i>				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TTnCCR0 (n = 0 to 3)																



(b) If overflow does not occur immediately after start of operation

If the count operation is resumed when the TTmCTL2.TTmECC bit = 1, the 16-bit counter does not overflow if its count value that has been held is FFFFH and if the next count operation is counting up. After the counter starts operating and counts up from a count value (value of TTmTCW register = FFFFH), the counter overflows from FFFFH to 0000H. However, detection of the overflow is masked, the overflow flag (TTmEOF) is not set, and the overflow interrupt request signal (INTTTIOVm) is not generated.

Count clock		
TTmCE bit		
Peripheral clock		
Count timing signal		
Count up/down signal	L = Count up	
TTmECC bit	H	
TTmCNT register	FFFFH TTmTCW = FFFFH	ООООН
TTmTCW register	FFFFH	
INTTTIOVm signal		Overflow does not occur.
TTmEOF bit		
Remark m = 0,	1	



(2/3)

			1
	HZAyDCNn	HZAyDCPn	External pin ^{Note 1} input edge specification
	0	0	No valid edge (setting the HZAyDCFn bit by external pin ^{Note 1} input is prohibited).
	0	1	Rising edge of the external pin ^{Note 1} input is valid (abnormality is detected by rising edge input) ^{Note 2} .
	1	0	Falling edge of the external pin ^{Note 1} input is valid (abnormality is detected by falling edge input) ^{Note 2} .
	1	1	Setting prohibited
	 For the pins, set (INTRO The edg TOB10 externa TOT30 Otherw TOB10 High-im operation the acting the tractional set of the traction that the traction the traction that the traction the traction the traction that the traction the traction that the traction t	edge spec ee 19.4.2 (1 , INTF0). ge of the ex FF, TOB01 I pins other FF pins mu ise, the und FF, TOB01 ispedance o on is enable	DCNn and HZAyDCPn bits when the HZAyDCEn bit is 0. ification of the INTP03, INTP05, INTP07, INTP08, and INTP10) External interrupt rising edge specification register 0 iternal pins must be specified starting from the TOB0OFF, OFF, TOT2OFF, and TOT3OFF pins. Then the edge of the than the TOB0OFF, TOB1OFF, TOB01OFF, TOT2OFF, and ist be specified. defined edge may be detected when edges of the TOB0OFF, OFF, TOT2OFF, and TOT3OFF pins are specified. utput control is performed when the valid edge is input after the ed (by setting HZAyDCEn bit to 1). If the external pin ^{Note 1} is at en the operation is enabled, therefore, high-impedance output irmed.
Notes 1.	HZA0CTL0, HZA	A5CTL0, H	HZA9CTL0: TOB0OFF pin
			HZA9CTL1: TOB1OFF pin
	HZA4CTL0, HZA		
			HZA12CTL1: TOB01OFF pin
	HZA0CTL1: TO		
	HZA1CTL1: TO		
			HZA10CTL0: ANI00/ANI05 to ANI02/ANI07 pins
			IZA10CTL1: ANI00/ANI05 to ANI02/ANI07 pins
			HZA11CTL0: ANI10/ANI15 to ANI12/ANI17 pins
	HZA3CTL1, HZA	A7CTL1, H	IZA11CTL1: ANI10/ANI15 to ANI12/ANI17 pins
2.	To detect the vo	Itage of a	comparator exceeding the reference voltage, set the risi
	detect the voltage input.	ge of a co	omparator that has not reached the reference voltage, so





Figure 10-33. Rewriting TABnCCR0 Register (When Valley Interrupt Is Set)

3. n = 0, 1



15.7.5 Reception error

In the single mode (UBFIC0.UBMOD bit = 0), the three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. In the FIFO mode (UBFIC0.UBMOD bit = 1), the three types of errors that can occur during a receive operation are a parity error, framing error, and overflow error.

As a result of data reception, the UBSTR.UBPE, UBSTR.UBFE, or UBSTR.UBOVE bit is set to 1 if a parity error, framing error, or overrun error occurs in the single mode. The UBSTR.UBOVF bit is set to 1 if an overflow error occurs in the FIFO mode. The UBRXAP.UBPEF or UBRXAP.UBFEF bit is set to 1 if a parity error or framing error occurs in the FIFO mode. At the same time, a reception error interrupt request signal (INTUBTIRE) occurs. The contents of the error can be detected by reading the contents of the UBSTR or UBRXAP register.

The contents of the UBSTR register are reset when 0 is written to the UBOVF, UBPE, UBFE, or UBOVE bit, or the UBCTL0.UBPWR or UBCTL0.UBRXE bit. The contents of the UBRXAP register are reset when 0 is written to the UBCTL0.UBPWR bit.

Error Flag	Valid Operation Mode	Error Flag	Reception Error	Cause
UBPE	Single mode	UBPE	Parity error	The parity specification during transmission does not match the parity of the receive data
UBFE]	UBFE	Framing error	No stop bit detected
UBOVE		UBOVE	Overrun error	The reception of the next data is ended before data is read from the UBRX register
UBOVF	FIFO mode	UBOVF	Overflow error	The reception of the next data is ended while receive FIFO is full and before data is read.
UBPEF		UBPEF	Parity error	The parity specification during transmission does not match the parity of the data to be received.
UBFEF		UBFEF	Framing error	The stop bit is not detected when the target data is loaded.

Table 15-5. Reception Error Causes



(2) Operation timing



- generated, and reading of the CFnRX register is enabled.(9) When a new transmit data is written to the CFnTX register before communication end, the next
- communication is started following communication end.
- (10) Read the CFnRX register.

Remark n = 0 to 2



Figure 17-11. Wait State (2/2)



A wait state is automatically generated after a start condition is generated. Moreover, a wait state is automatically generated depending on the setting of the IICC0.WTIM0 bit.

Normally, when the IICC0.WREL0 bit is set to 1 or when FFH is written to the IIC0 register, the wait status is canceled and the transmitting side writes data to the IIC0 register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting the IICC0.STT0 bit to 1
- By setting the IICC0.SPT0 bit to 1



17.16.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIIC interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIIC interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.





Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of the INTIIC signal.

(1) Communication mode flag

This flag indicates the following communication statuses.

Clear mode: Data communication not in progress

Communication mode: Data communication in progress (valid address detection stop condition detection, ACK from master not detected, address mismatch)

(2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIIC interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clearance processing (the address match is regarded as a request for the next data).

(3) Communication direction flag

This flag indicates the direction of communication and is the same as the value of the IICS0.TRC0 bit.





Figure 18-3. Single Transfer Example 2



(7) Registers that must not be set under certain conditions

The following registers must not be written to when a specific operation is performed. If these registers are written to, the operation cannot be guaranteed.

Status	Register That Must Not Be Set
Stop (ENn/ENnn bit = 0)	None
During operation (ENn/ENnn bit = 1)	DADCn ^{№te 1} , DTFRn
During suspension ^{Note 2} (STPn/STPnn bit = 1)	DADCn ^{№te 1} , DTFRn

Notes 1. The same value may be written to the register.

2. Setting the register is prohibited when the operation that was suspended is resumed. The register can be set when the operation is stopped (ENn/ENnn bit = 0) after the register is written.

Remark n = 0 to 6



19.8 Interrupt Response Time of CPU

Except for the following cases, the interrupt response time of the CPU is at least 4 clock cycles. To input interrupt request signals successively, input the next interrupt request signal at least 4 clock cycles after the preceding interrupt.

- In IDLE/STOP mode
- When interrupt request non-sample instructions are successively executed (see 19.9 Periods in Which CPU Does Not Acknowledge Interrupts.)
- When an on-chip peripheral I/O register is accessed

Figure 19-14. Pipeline Operation When Interrupt Request Signal Is Acknowledged (Outline)





24.2.2 Interface signals

The interface signals on the V850E/IG4 or V850E/IH4 side are described below.

(1) DRST

This is a reset input signal for the on-chip debug unit. It is a negative-logic signal that asynchronously initializes the debug control unit (DCU).

MINICUBE changes the level of the DRST signal from low to high for output and starts the on-chip debug unit of the V850E/IG4 and V850E/IH4 when it detects VDD of the target system after the integrated debugger is started. If VDD is not detected from the target system, the output signals (DRST, DCK, DMS, DDI, and FLMD0 pins) from the MINICUBE go into a high-impedance state.

When the DRST signal goes high, a reset signal is also generated in the V850E/IG4 and V850E/IH4.

When starting debugging by starting the integrated debugger, a reset signal is always generated.

(2) DCK

This is a clock input signal. It supplies a 20 MHz clock from MINICUBE. In the on-chip debug unit, the DMS and DDI signals are sampled at the rising edge of the DCK signal, and the data DDO is output at its falling edge.

(3) DMS

This is a transfer mode select signal. The transfer status in the debug unit changes depending on the level of the DMS signal.

(4) DDI

This is a data input signal. It is sampled in the on-chip debug unit at the rising edge of DCK.

(5) DDO

This is a data output signal. It is output from the on-chip debug unit at the falling edge of the DCK signal.

(6) FLMD0

The flash self programming function is used for the function to download data to the flash memory via the integrated debugger. During flash self programming, the FLMD0 pin must be kept high. In addition, connect a pull-down resistor to the FLMD0 pin.

The FLMD0 pin can be controlled in either of the following two ways.

<1> To control from MINICUBE

Connect the FLMD0 signal of MINICUBE to the FLMD0 pin of the V850E/IG4 and V850E/IH4.

In the normal mode, nothing is driven by MINICUBE (high impedance).

During a break, MINICUBE raises the FLMD0 pin to the high level when the download function of the integrated debugger is executed.

<2> To control from port

Connect any port of the device to the FLMD0 pin of the V850E/IG4 and V850E/IH4.

The same port as the one used by the user program to realize the flash self programming function may be used.

On the console of the integrated debugger, make a setting to raise the port pin to high level before executing the download function, or lower the port pin after executing the download function.

For details, refer to the ID850QB Ver. 3.40 Integrated Debugger Operation User's Manual (U18604E).



25.9.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description
Stack area	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Flash macro service area ^{Note}	A 9 KB internal RAM area (3FFCC00H to 3FFEFFFH)
Library code ^{Note}	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as user application. Calls flash functions.
Maskable interrupt	Can be used in the user application execution status or self-programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address + 4 addresses, allocate the jump instruction that transits the processing to the user interrupt servicing at the address of the internal RAM start addresses in advance.
NMI interrupt	Can be used in the user application execution status or self-programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address, allocate the jump instruction that transits the processing to the user interrupt servicing at the internal RAM start address.

Table 25-13.	Internal Resources Used
--------------	-------------------------

Note About resources used, refer to the Flash Memory Self-Programming Library User's Manual.



26.1.9 Characteristics of A/D converter 2

 $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD0} = V_{DD1} = V_{DD2} = 1.35 \text{ to } 1.65 \text{ V},$

 $EV_{DD0} = EV_{DD1} = EV_{DD2} = AV_{DD0} = AV_{DD1} = AV_{DD2} = 4.0 \text{ to } 5.5 \text{ V},$

Vsso = Vss1 = Vss2 = EVss0 = EVss1 = EVss2 = AVss0 = AVss1 = AVss2 = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}					±4.0	LSB
Conversion time	tconv		3.00		10.00	μs
Zero scale error ^{Note 1}					±4.0	LSB
Full-scale error ^{Note 1}					±4.0	LSB
Integral linearity error ^{Note 1}					±4.0	LSB
Differential linearity errorNote 1					±2.0	LSB
Analog reference voltage	AVREF		4.0		5.5	V
Analog input voltage	VIAN		AVss		AVDD	V
AVDD supply current	Aldd	During operation		3.5	7	mA
	Aldds	In STOP mode ^{Note 2}		1	10	μA

Notes 1. Excludes quantization error (± 0.5 LSB).

2. Stop A/D converter 2 (AD2M0.AD2CE bit = 0) before setting STOP mode.

Remark LSB: Least Significant Bit

