
## Microchip Technology - PIC16F1704-I/P Datasheet

# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1704-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RA0/ANOVREF-/C1IN+/ DAC10UT/ICSPDAT         RA0         TTL/ST         CMOS         General purpose I/O.           AN0         AN         -         ADC Channel 0 input.	Name	Function	Input Type	Output Type	Description
NNO         NNO         NNO         NNO         NNO         NNO         NNO           VREF.         NN         -         ADC Chalmed viluge Reference input.           C1IN+         NN         -         AND Chalmed viluge Reference input.           C1IN+         NN         -         AND Chalmed viluge Reference input.           ICSPCLK         RA1         TTLST         CMOS         ICSPM Viluge Reference input.           C1IN-         AN         -         ADC Channel 1 input.           VREF.         AN         -         ADC Voltage Reference input.           C1IN-         AN         -         Serial Programming Clock.           RA2/AN2/DAC10UT2/ZCD/ TOCKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup> RA2         TTLST         CMOS           AND         -         Serial Programming Clock.         ADC           RA2/AN2/DAC10UT2/ZCD/ TOCKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup> RA2         NN         -         ADC Channel 2 input.           DAC10UT2         -         AN         Digital-to-Analog Converter output.         DCC           TUCST         -         AND         Consparator Cors Delection Current Source/Sink.           TOCKI         TTL/ST         -         Term Cors Delection Current Source/Sink.           TOCKI		RA0	TTL/ST	CMOS	General purpose I/O.
Clin+         AN          Comparator C1 positive input.           DQ101         -         AN         Digital-o-Analog Converter output.           ICSPCLK         ICSPDAT         ST         CMOS         ICSP <sup>TM</sup> Data I/O.           ICSPCLK         RA1         TIUST         CMOS         ICSP <sup>TM</sup> Data I/O.           ICSPCLK         RA1         TIUST         CMOS         General purpose I/O.           ICSPCLK         AN         -         ADC Channel 1 input.           VEF.+         AN         -         ADC Channel 2 input.           C2INO-         AN         -         Comparator C3 negative input.           C2INO-         AN         -         Serial Programming Clock.           RA2/AN2/DAC10UT2/ZCD/         RA2         TIUST         MOS General purpose I/O.           TOCKI <sup>(1)</sup> /COGIN <sup>(1)</sup> //INT <sup>(1)</sup> RA2         TIUST         AN         Deficitator.Analog Converter output.           ZCD         -         AN         Digitator.Analog Converter output.         DIGItator.Analog Converter output.           ZCD         -         AN         Digitator.Analog Converter output.         DIGItator.           ZCD         -         AN         Digitator.Analog Converter output.         DIGItator.	DAC1OUT/ICSPDAT	AN0	AN	_	ADC Channel 0 input.
DAC10UT         —         AN         Digital-to-Analog Converter output.           ICSPCLK         ICSPCIA         ST         CMOS         ICSP <sup>™</sup> Data I/O.           RA1/AN1/VREF+/C1INO-/C2INO-/ ICSPCLK         RA1         TTL/ST         CMOS         General purpose I/O.           ICSPCLK         AN1         AN         —         ADC Channel 1 input.           VREF+         AN         —         ADC Channel 1 input.           VREF+         AN         —         Comparator C2 negative input.           C2INO-         AN         —         Comparator C3 negative input.           C2INO-         AN         —         Comparator C3 negative input.           C2INO-         AN         —         Comparator C3 negative input.           CCRO         AN         —         Serial Programming Clock.           RA2/AN2/DAC10UT2/ZCD/         TDCKI         TTL/ST         MC         Channel 2 input.           CCGIN         TTL/ST         MC         Comparator C3 negative input.           TOCKI <sup>(1)</sup> (COGIN <sup>(1)</sup> ///INT <sup>(1)</sup> AN         —         ADC Channel 2 input.           TU/ST         —         XTL/ST         —         Comparator C3 negative input.           RA3         TTL/ST         —         Tore Coss D		VREF-	AN	_	ADC Negative Voltage Reference input.
ICSPDAT         ST         CMOS         ICSP™ Data I/O.           RA1/AN1/VREF+/C1IN0-/C2IN0-/ ICSPCLK         RA1         TTL/ST         CMOS         General purpose I/O.           ICSPCLK         AN1         AN         A         ACC Channel 1 input.           [VEF+         AN         -         ADC Voltage Reference input.           [C1IN0-         AN         -         Comparator C2 negative input.           [C2IN0-         AN         -         Comparator C3 negative input.           [CSPCLK         ST         -         Serial Programming Clock.           [CSPCLK]         AN         -         ADC Channel 2 input.           [CSPCLK]         AN         -         ADC Channel 2 input.           [CACI0T2]         -         AN         Digital-to-Analog Converter output.           [COCIN]         TTL/ST         -         ADC Channel 2 input.           [COCIN]         TTL/ST         -         Complementary Output Generator input.           [TOCKI]         TTL/ST         -         External interrupt.           [RA3/MCLR/VPP         RA3         TTL/ST         Complementary Output Generator input.           [TULST         -         Programming voltage.         Radintary Output Generator input.           <		C1IN+	AN	—	Comparator C1 positive input.
RA1/AN1/VREF+/C1IN0-/C2IN0-/ ICSPCLK         RA1         TTLST         CMOS         General purpose I/O.           ICSPCLK         AN1         AN          ADC Channel 1 input.           VREF+         AN          ADC Channel 1 input.           C1IN0-         AN          Comparator C2 negative input.           C2IN0-         AN          Comparator C3 negative input.           C2IN0-         AN          Comparator C3 negative input.           ICSPCLK         ST          Serial Programming Clock.           RA2/AN2/DAC1OUT2/ZCD/         RA2         TTLST         CMOS         General purpose I/O.           DAC1OUT2          AN         Digital-to-Analog Converter output.         DAC1OUT2           DAC1OUT2          AN         Zero Cross Detection Current Source/Sink.           T0CKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup> TTL/ST          External interrupt.           RA3         TTL/ST          External interrupt.           RA3/MCLR/VPP         RA3         TTL/ST         CMOS           RA4/AN3/T1G <sup>(1)</sup> /SOSCO/         RA4         TTL/ST         CMOS           SOSCO         XTAL         XTAL         Secondary Oscilla		DAC10UT	_	AN	Digital-to-Analog Converter output.
ICSPCLK         AN1         AN         —         ADC Channel 1 input.           VREF+         AN         —         ADC Voltage Reference input.           C1IN0-         AN         —         Comparator C2 negative input.           C2IN0-         AN         —         Comparator C3 negative input.           ICSPCLK         ST         —         Serial Programming Clock.           RA2/AN2/DAC1OUT2/ZCD/ TOCKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup> RA2         TTL/ST         CMOS         General purpose I/O.           DAC10UT2         —         AN         Det Constraints         Det Constraints         Det Constraints           TOCKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup> AN2         AN         —         ADC Channel 2 input.           ZCD         —         AN         Digital-to-Analog Converter output.         ZCD           ZCD         —         AN         Digital-to-Analog Converter output.         ZCD           ZCD         —         AN         Digital-to-Analog Converter output.         ZCD           ZCOGIN         TTL/ST         —         Complementary Output Generator input.           TOCKI         TTL/ST         —         Master Clear with internal pull-up.           VPP         HV         —         Programming voltage.		ICSPDAT	ST	CMOS	ICSP™ Data I/O.
NN         NN         AN         A         Action of the sector of th	RA1/AN1/VREF+/C1IN0-/C2IN0-/	RA1	TTL/ST	CMOS	General purpose I/O.
$ \left  \begin{array}{cccccccccccccccccccccccccccccccccccc$	ICSPCLK	AN1	AN	_	ADC Channel 1 input.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		VREF+	AN	_	ADC Voltage Reference input.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		C1IN0-	AN	—	Comparator C2 negative input.
RA2/AN2/DAC1OUT2/ZCD/ TOCKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup> RA2         TTL/ST         CMOS         General purpose I/O.           AN2         AN         —         ADC Channel 2 input.         DAC10UT2         —         AN         Digital-to-Analog Converter output.           ZCD         —         AN         Digital-to-Analog Converter output.         Color         Color         AN         Zero Cross Detection Current Source/Sink.           TOCKI         TTL/ST         —         AN         Zero Cross Detection Current Source/Sink.           TOCKI         TTL/ST         —         Complementary Output Generator input.           INT         TTL/ST         —         External interrupt.           RA3/MCLR/VPP         RA3         TTL/ST         CMOS         General purpose input.           MCLR         ST         —         Master Clear with internal pull-up.           VPP         HV         —         Programming voltage.           RA4/AN3/T1G <sup>(1)</sup> /SOSCO/         RA4         TTL/ST         CMOS         General purpose I/O.           OSC2/CLKOUT         RA4         TTL/ST         —         Timer1 gate input.           SOSCO         XTAL         XTAL         Secondary Oscillator Connection.           CLKOUT         —         CMOS		C2IN0-	AN	—	Comparator C3 negative input.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		ICSPCLK	ST		Serial Programming Clock.
$ \begin{array}{ c c c c c } \hline ANZ & AN & - & ANC & Criatiner input. \\ \hline DAC1OUT2 & - & AN & Digital-to-Analog Converter output. \\ \hline DAC1OUT2 & - & AN & Zero Cross Detection Current Source/Sink. \\ \hline TOCKI & TTL/ST & - & Timer0 clock input. \\ \hline COGIN & TTL/ST & - & Complementary Output Generator input. \\ \hline COGIN & TTL/ST & - & External interrupt. \\ \hline RA3/MCLR/VPP & RA3 & TTL/ST & CMOS & General purpose input. \\ \hline MCLR & ST & - & Master Clear with internal pull-up. \\ \hline VPP & HV & - & Programming voltage. \\ \hline RA4/AN3/T1G^{(1)} SOSCO' & RA4 & TTL/ST & CMOS & General purpose I/O. \\ \hline OSC2/CLKOUT & RA3 & AN & - & ADC Channel 3 input. \\ \hline T1G & TTL/ST & - & Timer1 gate input. \\ \hline SOSCO & XTAL & XTAL & Secondary Oscillator Connection. \\ \hline OSC2 & - & XTAL & Crystal/Resonator (LP, XT, HS modes). \\ \hline CLCIN3^{(1)} OSC1/CLKIN & & RA5 & TTL/ST & CMOS & General purpose I/O. \\ \hline AN3 & ATL & XTAL & Secondary Oscillator Connection. \\ \hline OSC2 & - & XTAL & Crystal/Resonator (LP, XT, HS modes). \\ \hline CLCIN3^{(1)} OSC1/CLKIN & & & TTL/ST & - & Timer1 clock input. \\ \hline SOSCI & XTAL & XTAL & Secondary Oscillator Connection. \\ \hline CLCIN3 & TTL/ST & - & Configurable Logic Cell source input. \\ \hline SOSCI & XTAL & XTAL & Secondary Oscillator Connection. \\ \hline CLCIN3 & TTL/ST & - & & Configurable Logic Cell source input. \\ \hline SOSCI & TTL & TTL & Crystal/Resonator (LP, XT, HS modes). \\ \hline CLCIN3 & TTL/ST & - & & Cendarl Oscinput. \\ \hline SOSC1 & - & XTAL & Crystal/Resonator (LP, XT, HS modes). \\ \hline CLCIN3 & TTL/ST & - & & & & & & & & & & & & & & & & & $		RA2	TTL/ST	CMOS	General purpose I/O.
ZCD         -         AN         Zero Cross Detection Current Source/Sink.           T0CKI         TTL/ST         -         Timer0 clock input.           COGIN         TTL/ST         -         Complementary Output Generator input.           INT         TTL/ST         -         External interrupt.           RA3/MCLR/VPP         RA3         TTL/ST         CMOS           General purpose input.         MCLR         ST         -           MCLR         ST         -         Master Clear with internal pull-up.           VPP         HV         -         Programming voltage.           RA4/AN3/T1G <sup>(1)</sup> /SOSCO/         RA4         TTL/ST         CMOS           SC2/CLKOUT         RA4         TTL/ST         -           AN         AN         -         ADC Channel 3 input.           SOSCO         XTAL         XTAL         Secondary Oscillator Connection.           OSC2         -         XTAL         Secondary Oscillator Connection.           OSC2         -         XTAL         Secondary Oscillator Connection.           OSC2         -         XTAL         Secondary Oscillator Connection.           CLKOUT         -         CMOS         General purpose I/O.           CLKNN <td>T0CKI<sup>(1)</sup>/COGIN<sup>(1)</sup>/INT<sup>(1)</sup></td> <td>AN2</td> <td>AN</td> <td>—</td> <td>ADC Channel 2 input.</td>	T0CKI <sup>(1)</sup> /COGIN <sup>(1)</sup> /INT <sup>(1)</sup>	AN2	AN	—	ADC Channel 2 input.
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline $TCKI $TL/ST $ $Timer0 clock input. $$CKI $TTL/ST $ $$Complementary Output Generator input. $$CKI $TTL/ST $ $$Complementary Output Generator input. $$TTL/ST $ $$Complementary Output Generator input. $$TTL/ST $ $$Complementary Output Generator input. $$TTL/ST $ $$Complementary Output Generator input. $$$Complementary Output Generator input. $$$Complementary Output Generator input. $$$$Complementary Output Generator input. $$$$Complementary Output Generator input. $$$$$$$$Complementary Output Generator input. $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$		DAC10UT2	_	AN	Digital-to-Analog Converter output.
COGINTTL/ST—Complementary Output Generator input.INTTTL/ST—External interrupt.RA3/MCLR/VPPRA3TTL/STCMOSGeneral purpose input.MCLRST—Master Clear with internal pull-up.VPPHV—Programming voltage.RA4/AN3/T1G <sup>(1)</sup> /SOSCO/ OSC2/CLKOUTRA4TTL/STCMOSGeneral purpose I/O.AN3AN—ADC Channel 3 input.T1GTTL/ST—Timer1 gate input.SOSCOXTALXTALSecondary Oscillator Connection.OSC2—XTALCrystal/Resonator (LP, XT, HS modes).CLKOUT—CMOSFosc/4 output.RA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3 <sup>(1)</sup> /OSC1//CLKINRA5TTL/STCMOSRA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3RA5TTL/STCMOSRA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3RA5TTL/STCMOSRA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3RA5TTL/STCMOSCLCIN3TTL/ST—Timer1 clock input.SOSCIXTALXTALSecondary Oscillator Connection.CLCIN3TTL/ST—Configurable Logic Cell source input.OSCI—XTALCrystal/Resonator (LP, XT, HS modes).CLCIN3TTL/ST—Configurable Logic Cell source input.OSCI—XTALCrystal/Resonator (LP, XT, HS modes).CLCIN3TTL/ST—Central Logic Cell source input.OSCI—XTALCrystal/Resonator (LP, XT, HS modes). <td></td> <td>ZCD</td> <td>_</td> <td>AN</td> <td>Zero Cross Detection Current Source/Sink.</td>		ZCD	_	AN	Zero Cross Detection Current Source/Sink.
INTTTL/ST—External interrupt.RA3/MCLR/VPPRA3TTL/STCMOSGeneral purpose input.MCLRST—Master Clear with internal pull-up.VPPHV—Programming voltage.RA4/AN3/T1G <sup>(1)</sup> /SOSCO/ OSC2/CLKOUTRA4TTL/STCMOSGSC2/CLKOUTRA4TTL/STCMOSGSC2/CLKOUTRA4TTL/ST—AN3AN—ADC Channel 3 input.T1GTTL/ST—Timer1 gate input.SOSCOXTALXTALSecondary Oscillator Connection.OSC2—XTALCrystal/Resonator (LP, XT, HS modes).CLKOUT—CMOSFosc/4 output.RA5/T1CK/I <sup>(1)</sup> /SOSCI/ CLCIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/STCMOSCOSCIXTALXTALSOSCIXTALXTALSecondary Oscillator Connection.CLCIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/ST—CLCIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/ST—CLCIN3TTL/ST—Configurable Logic Cell source input.SOSCIXTALXTALSecondary Oscillator Connection.CLCIN3TTL/ST—Configurable Logic Cell source input.OSC1—XTALCrystal/Resonator (LP, XT, HS modes).CLCIN3TTL/ST—General purpose I/O.SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0TTL/ST—General purpose I/O.RC0/AN4/C2IN+/OPA1IN+/ SCKRC0TTL/ST—General purpose I/O.RC0/AN		TOCKI	TTL/ST	_	Timer0 clock input.
RA3/MCLR/VPP         RA3         TTL/ST         CMOS         General purpose input.           MCLR         ST         —         Master Clear with internal pull-up.           VPP         HV         —         Programming voltage.           RA4/AN3/T1G <sup>(1)</sup> /SOSCO/ OSC2/CLKOUT         RA4         TTL/ST         CMOS         General purpose I/O.           AN3         AN         —         ADC Channel 3 input.         TIG         TTL/ST         —         Timer1 gate input.           SOSCO         XTAL         XTAL         Secondary Oscillator Connection.         OSC2/CLKOUT         OSC2         —         XTAL         Secondary Oscillator Connection.           SOSCO         XTAL         XTAL         Crystal/Resonator (LP, XT, HS modes).         CLKOUT         —         CMOS         General purpose I/O.           CLKNUT         —         CMOS         General purpose I/O.         TTL/ST         —         Timer1 clock input.           CLCIN3 <sup>(1)</sup> /SOSC1/CLKIN         TTL/ST         —         Timer1 clock input.         SOSCI         XTAL         XTAL         Secondary Oscillator Connection.           CLCIN3 <sup>(1)</sup> /SOSC1/CLKIN         TTL/ST         —         Timer1 clock input.         SOSCI         SOSCI         XTAL         Secondary Oscillator Connection.      <		COGIN	TTL/ST	_	Complementary Output Generator input.
MCLRST—Master Clear with internal pull-up.VPPHV—Programming voltage.RA4/AN3/T1G <sup>(1)</sup> /SOSCO/ OSC2/CLKOUTRA4TTL/STCMOSGeneral purpose I/O.AN3AN—ADC Channel 3 input.T1GTTL/ST—T1GTTL/ST—Timer1 gate input.SOSCOXTALXTALSecondary Oscillator Connection.OSC2—XTALCrystal/Resonator (LP, XT, HS modes).CLKOUT—CMOSFosc/4 output.RA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/ST—RA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3RA5TTL/ST—CCICIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/ST—RA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3TTL/ST—Configurable Logic Cell source input.SOSCIXTALXTALSecondary Oscillator Connection.CLCIN3TTL/ST—Configurable Logic Cell source input.OSC1—XTALCrystal/Resonator (LP, XT, HS modes).CLCIN3TTL/ST—General purpose I/O.CC/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0TTL/ST—RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> AN4AN—AN4AN—ADC Channel 4 input.C2IN+AN—Comparator positive input.OPA1IN+AN—Operational Amplifier 1 non-inverting input.SCKTTL/ST—SPI clock.		INT	TTL/ST	_	External interrupt.
VPPHVProgramming voltage.RA4/AN3/T1G <sup>(1)</sup> /SOSCO/ OSC2/CLKOUTRA4TTL/STCMOSGeneral purpose I/O.OSC2/CLKOUTAN3ANADC Channel 3 input.T1GTTL/STTimer1 gate input.SOSCOXTALXTALSecondary Oscillator Connection.OSC2XTALCrystal/Resonator (LP, XT, HS modes).CLKOUTCMOSFosc/4 output.RA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/STCMOSGOSC1XTALXTALSecondary Oscillator Connection.OSC1TTL/STTimer1 clock input.SOSC1XTALXTALSecondary Oscillator Connection.CLCIN3TTL/STTimer1 clock input.SOSC1XTALXTALSecondary Oscillator Connection.CLCIN3TTL/STConfigurable Logic Cell source input.OSC1XTALCrystal/Resonator (LP, XT, HS modes).CLKINTTL/STExternal clock input (EC mode).RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0TTL/STRC0/AN4/C2IN+/OPA1IN+/ SCKAN4ANADCChannel 4 input.C2IN+ANOPA1IN+ANOperational Amplifier 1 non-inverting input.SCKTTL/STSPI clock.	RA3/MCLR/VPP	RA3	TTL/ST	CMOS	General purpose input.
$ \begin{array}{c} RA4/AN3/T1G^{(1)/SOSCO/} \\ OSC2/CLKOUT \\ & \begin{array}{c} RA4 \\ & TTL/ST \\ & \begin{array}{c} CMOS \\ & \begin{array}{c} General purpose I/O. \\ & \begin{array}{c} AN3 \\ & \begin{array}{c} AN \\ & \begin{array}{c} AN3 \\ & \begin{array}{c} AN3 \\ & \begin{array}{c} AN \\ & \begin{array}{c} AN3 \\ & \begin{array}{c} SOSCO \\ & \begin{array}{c} XTAL \\ & \begin{array}{c} XTAL \\ & \begin{array}{c} Cystal/Resonator (LP, XT, HS modes). \\ & \begin{array{c} CLCIN3 \\ & \begin{array}{c} T1CKI \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} CMOS \\ & \begin{array}{c} General purpose I/O. \\ & \end{array \\ & \begin{array}{c} CLCIN3 \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} CNOS \\ & \begin{array}{c} General purpose I/O. \\ & \end{array \\ & \begin{array}{c} CLCIN3 \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} COMS \\ & \begin{array}{c} General purpose I/O. \\ & \end{array \\ & \begin{array}{c} Clc CIN \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} COMS \\ & \begin{array}{c} General purpose I/O. \\ & \end{array \\ & \begin{array}{c} Clc CIN \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} COMS \\ & \begin{array}{c} General purpose I/O. \\ & \end{array \\ & \begin{array}{c} Clc CIN \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} Configurable Logic Cell source input. \\ & \end{array \\ & \begin{array}{c} Clc \\ & \end{array} \\ & \begin{array}{c} CLKIN \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} Ceneral purpose I/O. \\ & \end{array \\ & \begin{array}{c} Clc \\ & \end{array} \\ & \begin{array}{c} ClC \\ & \end{array} \\ & \begin{array}{c} RC0 \\ & \begin{array}{c} TTL/ST \\ & \end{array} \\ & \begin{array}{c} Configurable Logic Cell source input. \\ & \end{array \\ & \begin{array}{c} Clc \\ & \end{array} \\ & \begin{array}{c} ClC \\ & \end{array} \\ & \begin{array}{c} AN4 \\ & \begin{array}{c} AN \\ & \end{array} \\ & \begin{array}{c} AN \\ & \end{array} \\ & \end{array} \\ & \begin{array}{c} AN \\ & \end{array} \\ & \begin{array}{c} AN \\ & \end{array} \\ & \begin{array}{c} Clc \\ & \end{array} \\ & \end{array} \\ & \begin{array}{c} Clc \\ & \end{array} \\ & \begin{array}{c} Cl$		MCLR	ST	—	Master Clear with internal pull-up.
OSC2/CLKOUT       AN3       AN       —       ADC Channel 3 input.         T1G       TTL/ST       —       Timer1 gate input.         SOSCO       XTAL       XTAL       Secondary Oscillator Connection.         OSC2       —       XTAL       Crystal/Resonator (LP, XT, HS modes).         CLKOUT       —       CMOS       Fosc/4 output.         RA5/T1CKI <sup>(1)</sup> /SOSCI/       RA5       TTL/ST       CMOS         CLCIN3 <sup>(1)</sup> /OSC1/CLKIN       RA5       TTL/ST       CMOS         GOSC1       XTAL       XTAL       Secondary Oscillator Connection.         CLCIN3 <sup>(1)</sup> /OSC1/CLKIN       RA5       TTL/ST       —       Timer1 clock input.         SOSC1       XTAL       XTAL       Secondary Oscillator Connection.         CLCIN3       TTL/ST       —       Configurable Logic Cell source input.         OSC1       —       XTAL       Crystal/Resonator (LP, XT, HS modes).         CLKIN       TTL/ST       —       External clock input (EC mode).         RC0/AN4/C2IN+/OPA1IN+/       RC0       TTL/ST       —       General purpose I/O.         SCK <sup>(1)</sup> /SCL <sup>(3)</sup> AN4       AN       —       ADC Channel 4 input.         C2IN+       AN4       —       Operational Amplifier 1		Vpp	ΗV	—	Programming voltage.
AlsoAl	RA4/AN3/T1G <sup>(1)</sup> /SOSCO/	RA4	TTL/ST	CMOS	General purpose I/O.
SOSCOXTALXTALSecondary Oscillator Connection.OSC2—XTALCrystal/Resonator (LP, XT, HS modes).CLKOUT—CMOSFosc/4 output.RA5/T1CKI <sup>(1)</sup> /SOSCI/ CLCIN3 <sup>(1)</sup> /OSC1/CLKINRA5TTL/STCMOSGeneral purpose I/O.T1CKITTL/ST—TICKITTL/ST—Timer1 clock input.SOSCIXTALXTALSecondary Oscillator Connection.CLCIN3TTL/ST—Configurable Logic Cell source input.OSC1—XTALCrystal/Resonator (LP, XT, HS modes).CLKINTTL/ST—External clock input (EC mode).RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0TTL/ST—General purpose I/O.CIKINTTL/ST—General purpose I/O.CINAN4AN—AN4AN—Comparator positive input.OPA1IN+AN—Operational Amplifier 1 non-inverting input.SCKTTL/ST—SPI clock.	OSC2/CLKOUT	AN3	AN	—	ADC Channel 3 input.
OSC2XTALCrystal/Resonator (LP, XT, HS modes).RA5/T1CKI( <sup>1</sup> )/SOSCI/ CLCIN3( <sup>1</sup> )/OSC1/CLKINRA5TTL/STCMOSFosc/4 output.RA5TTL/STCMOSGeneral purpose I/O.T1CKITTL/STTimer1 clock input.SOSCIXTALXTALSecondary Oscillator Connection.CLCIN3TTL/STConfigurable Logic Cell source input.OSC1XTALCrystal/Resonator (LP, XT, HS modes).CLKINTTL/STExternal clock input (EC mode).RC0/AN4/C2IN+/OPA1IN+/ SCK( <sup>11</sup> /SCL( <sup>3</sup> )RC0TTL/STRC0/AN4/C2IN+/OPA1IN+/ SCKRC0TTL/STAN4ANADC Channel 4 input.C2IN+ANComparator positive input.OPA1IN+ANOperational Amplifier 1 non-inverting input.SCKTTL/STSPI clock.		T1G	TTL/ST	—	Timer1 gate input.
CLKOUT—CMOSFosc/4 output.RA5/T1CKI(1)/SOSCI/ CLCIN3(1)/OSC1/CLKINRA5TTL/STCMOSGeneral purpose I/O.T1CKITTL/ST—Timer1 clock input.SOSCIXTALXTALSecondary Oscillator Connection.CLCIN3TTL/ST—Configurable Logic Cell source input.OSC1—XTALCrystal/Resonator (LP, XT, HS modes).CLKINTTL/ST—External clock input (EC mode).RC0/AN4/C2IN+/OPA1IN+/ SCK(1)/SCL(3)RC0TTL/ST—RC0/AN4/C2IN+/OPA1IN+/ SCKRC0TTL/ST—C2IN+AN—ADC Channel 4 input.C2IN+AN—Comparator positive input.OPA1IN+AN—Operational Amplifier 1 non-inverting input.SCKTTL/ST—SPI clock.		SOSCO	XTAL	XTAL	Secondary Oscillator Connection.
RA5/T1CKI <sup>(1)</sup> /SOSCI/       RA5       TTL/ST       CMOS       General purpose I/O.         CLCIN3 <sup>(1)</sup> /OSC1/CLKIN       T1CKI       TTL/ST       —       Timer1 clock input.         SOSCI       XTAL       XTAL       Secondary Oscillator Connection.         CLCIN3       TTL/ST       —       Configurable Logic Cell source input.         OSC1       —       XTAL       Crystal/Resonator (LP, XT, HS modes).         CLKIN       TTL/ST       —       External clock input (EC mode).         RC0/AN4/C2IN+/OPA1IN+/       RC0       TTL/ST       —       General purpose I/O.         SCK <sup>(1)</sup> /SCL <sup>(3)</sup> AN4       AN       —       ADC Channel 4 input.         C2IN+       AN       —       Comparator positive input.         OPA1IN+       AN       —       SPI clock.		OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
CLCIN3 <sup>(1)</sup> /OSC1/CLKIN T1CKI TTL/ST — Timer1 clock input. SOSCI XTAL XTAL Secondary Oscillator Connection. CLCIN3 TTL/ST — Configurable Logic Cell source input. OSC1 — XTAL Crystal/Resonator (LP, XT, HS modes). CLKIN TTL/ST — External clock input (EC mode). RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0 TTL/ST — General purpose I/O. AN4 AN — ADC Channel 4 input. C2IN+ AN — Comparator positive input. OPA1IN+ AN — Operational Amplifier 1 non-inverting input. SCK TTL/ST — SPI clock.		CLKOUT	_	CMOS	Fosc/4 output.
RC0/AN4/C2IN+/OPA1IN+/       SCK       TTL/ST        TTL/ST        Configurable Logic Cell source input.         RC0/AN4/C2IN+/OPA1IN+/       SCK <sup>(1)</sup> /SCL <sup>(3)</sup> TTL/ST        External clock input (EC mode).         RC0/AN4/C2IN+/OPA1IN+/       SCK <sup>(1)</sup> /SCL <sup>(3)</sup> AN4       AN        ADC Channel 4 input.         C2IN+       AN4       AN        ADC Channel 4 input.         C2IN+       AN        Comparator positive input.         OPA1IN+       AN        SPI clock.		RA5	TTL/ST	CMOS	General purpose I/O.
CLCIN3       TTL/ST       —       Configurable Logic Cell source input.         OSC1       —       XTAL       Crystal/Resonator (LP, XT, HS modes).         CLKIN       TTL/ST       —       External clock input (EC mode).         RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0       TTL/ST       —       General purpose I/O.         AN4       AN       —       ADC Channel 4 input.         C2IN+       AN       —       Comparator positive input.         OPA1IN+       AN       —       Operational Amplifier 1 non-inverting input.         SCK       TTL/ST       —       SPI clock.	CLCIN3 <sup>(1)</sup> /OSC1/CLKIN	T1CKI	TTL/ST	_	Timer1 clock input.
OSC1     —     XTAL     Crystal/Resonator (LP, XT, HS modes).       CLKIN     TTL/ST     —     External clock input (EC mode).       RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0     TTL/ST     —     General purpose I/O.       AN4     AN     —     ADC Channel 4 input.       C2IN+     AN     —     Comparator positive input.       OPA1IN+     AN     —     Operational Amplifier 1 non-inverting input.       SCK     TTL/ST     —     SPI clock.		SOSCI	XTAL	XTAL	Secondary Oscillator Connection.
CLKIN       TTL/ST       —       External clock input (EC mode).         RC0/AN4/C2IN+/OPA1IN+/ SCK <sup>(1)</sup> /SCL <sup>(3)</sup> RC0       TTL/ST       —       General purpose I/O.         AN4       AN       —       ADC Channel 4 input.         C2IN+       AN       —       Comparator positive input.         OPA1IN+       AN       —       Operational Amplifier 1 non-inverting input.         SCK       TTL/ST       —       SPI clock.		CLCIN3	TTL/ST	_	Configurable Logic Cell source input.
RC0/AN4/C2IN+/OPA1IN+/       RC0       TTL/ST       —       General purpose I/O.         SCK <sup>(1)</sup> /SCL <sup>(3)</sup> AN4       AN       —       ADC Channel 4 input.         C2IN+       AN       —       Comparator positive input.         OPA1IN+       AN       —       Operational Amplifier 1 non-inverting input.         SCK       TTL/ST       —       SPI clock.		OSC1	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
SCK <sup>(1)</sup> /SCL <sup>(3)</sup> AN4       AN       —       ADC Channel 4 input.         C2IN+       AN       —       Comparator positive input.         OPA1IN+       AN       —       Operational Amplifier 1 non-inverting input.         SCK       TTL/ST       —       SPI clock.		CLKIN	TTL/ST	—	External clock input (EC mode).
C2IN+     AN     —     Comparator positive input.       OPA1IN+     AN     —     Operational Amplifier 1 non-inverting input.       SCK     TTL/ST     —     SPI clock.		RC0	TTL/ST	—	General purpose I/O.
OPA1IN+         AN         —         Operational Amplifier 1 non-inverting input.           SCK         TTL/ST         —         SPI clock.	SCK <sup>(1)</sup> /SCL <sup>(3)</sup>	AN4	AN	—	ADC Channel 4 input.
SCK TTL/ST — SPI clock.		C2IN+	AN		Comparator positive input.
SCK TTL/ST — SPI clock.		OPA1IN+	AN	_	Operational Amplifier 1 non-inverting input.
			TTL/ST		
		SCL	l <sup>2</sup> C	_	I <sup>2</sup> C clock.

TABLE 1-2: PIC16(L)F1704 PINOUT DESCRIPTION

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD
 = Open Drain

 TTL = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I<sup>2</sup>C
 = Schmitt Trigger input with I<sup>2</sup>C

 HV = High Voltage
 XTAL
 = Crystal levels
 I
 I
 I

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 12-1.


2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 12-3.

**3:** These I<sup>2</sup>C functions are bidirectional. The output pin selections must be the same as the input pin selections.

## 3.5 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



### 3.5.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

### 3.5.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

### 3.5.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

### 3.5.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

### 5.4 Low-Power Brown-Out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an essential part of the Reset subsystem. Refer to Figure 5-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ( $\overline{BOR}$ ) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 5-2.

### 5.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

## 5.4.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal, which goes to the PCON register and to the power control block.

## 5.5 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 5-2).

TABLE 5-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

## 5.5.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

```
Note: A Reset does not drive the \overline{\text{MCLR}} pin low.
```

## 5.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.1 "PORTA Registers"** for more information.

## 5.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See **Section 9.0** "**Watchdog Timer (WDT)**" for more information.

## 5.7 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON register will be set to '0'. See Table 5-4 for default conditions after a RESET instruction has occurred.

## 5.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **3.6.2** "**Overflow/Underflow Reset**" for more information.

## 5.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

## 5.10 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the  $\overrightarrow{\text{PWRTE}}$  bit of Configuration Words.

## 5.11 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Fosc cycles (see Figure 5-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.





R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit (
Legend:							
R = Readable	hit	W = Writable	bit	II – Unimplor	nented bit, read	ac '0'	
u = Bit is unch		x = Bit is unk			at POR and BO		thar Pacata
'1' = Bit is set	langeu	'0' = Bit is cle					
			aleu				
bit 7	TMR1GIE: Ti	mer1 Gate Inte	errupt Enable I	bit			
		he Timer1 gate					
		the Timer1 gat	•	•			
bit 6	-		, ,	Interrupt Enabl	e bit		
		he ADC interru					
6# <i>5</i>		the ADC interr	•	:.			
bit 5		T Receive Inte he USART rec	•	DIL			
		the USART rec					
bit 4	TXIE: USAR	Transmit Inte	rrupt Enable b	bit			
	1 = Enables t	he USART tra	nsmit interrupt	t			
	0 = Disables	the USART tra	insmit interrup	t			
bit 3	-			) Interrupt Enal	ole bit		
		he MSSP inter					
bit 2		the MSSP inte	•				
DIL Z		P1 Interrupt En he CCP1 inter					
		the CCP1 inter					
bit 1		R2 to PR2 Mat	•	nable bit			
		he Timer2 to F					
	0 = Disables	the Timer2 to F	PR2 match inte	errupt			
bit 0		er1 Overflow I	-				
		he Timer1 ove	•				
	0 = Disables						

## REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

### 8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

CLKIN <sup>(1)</sup> CLKOUT <sup>(2)</sup>	1	Q1 Q2 Q3  Q4 /~_/~_/ //		Tost(3)		Q1 Q2 Q3 Q4 /~_/~_/ //	Q1  Q2  Q3  Q4 	Q1 Q2 Q3 Q4 ~~~~~~~ 
Interrupt flag	1 H	ı +			Interrupt Laten	cy <sup>(4)</sup>	· · •	,
GIE bit (INTCON reg.	'	' ' ' '	Processor in		' ' ' '		' ' '	
Instruction Flow PC	X PC	X PC + 1	X PC -	+ 2	X PC + 2	PC + 2	χ <u>0004</u> h	X 0005h
Instruction (	Inst(PC) = Sleep	í.	· · · · ·		Inst(PC + 2)	<u> </u>	Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep	1 1		Inst(PC + 1)	Forced NOP	Forced NOP	Inst(0004h)
2: 3:	"Two-Speed Cloc	here for timing re This delay does r <b>k Start-up Mode</b> "	ference. not apply to EC	C, RC an			- -Speed Start-up (s execution will con	

#### FIGURE 8-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

## 9.6 Register Definitions: Watchdog Control

## REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
				WDTPS<4:0>	(1)		SWDTEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-m/n = Value	at POR and BO	OR/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
1.1.7.0			o.1				
bit 7-6	-	ented: Read as '					
bit 5-1		0>: Watchdog Ti	mer Period S	elect bits("			
		Prescale Rate					
	11111 = R	Reserved. Result	s in minimum	interval (1:32)			
	•						
	•						
	10011 = R	Reserved. Result	s in minimum	interval (1:32)			
	10010 <b>= 1</b>	:8388608 (2 <sup>23</sup> ) (	Interval 256s	nominal)			
		:4194304 (2 <sup>22</sup> ) (					
		:2097152 (2 <sup>21</sup> ) (					
	01111 <b>= 1</b>	:1048576 (2 <sup>20</sup> ) (	Interval 32s n	ominal)			
	01110 = 1	:524288 (2 <sup>19</sup> ) (Ir	nterval 16s no	minal)			
		:262144 (2 <sup>18</sup> ) (Ir					
		:131072 (2 <sup>17</sup> ) (Ir :65536 (Interval					
		:32768 (Interval	,	(Reset value)			
		:16384 (Interval		nal)			
		:8192 (Interval 2		,			
		:4096 (Interval 1					
		:2048 (Interval 6		·			
		:1024 (Interval 3		)			
		:512 (Interval 16 :256 (Interval 8 r					
		:128 (Interval 4 r					
		:64 (Interval 2 m					
		:32 (Interval 1 m					
bit 0		Software Enable		/atchdog Timer	bit		
	<u>If WDTE&lt;1:</u>			c			
	This bit is ig	nored.					
	If WDTE<1:						
	1 = WDT is						
	0 = WDT is						
	If WDTE<1: This bit is ig						
	This bit is lg	noieu.					



## 10.6 Register Definitions: Flash Program Memory Control

### REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	3	
u = Bit is unchang	jed	x = Bit is unknown		-n/n = Value at F	OR and BOR/Valu	ue at all other Rese	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 PMDAT<7:0>: Read/write value for Least Significant bits of program memory

#### REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			PMDA	AT<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

#### REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | PMAD    | R<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 PMADR<7:0>: Specifies the Least Significant bits for program memory address

#### REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_(1)				PMADR<14:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented, read as '1'.

## 21.3 Register Definitions: Op Amp Control

### REGISTER 21-1: OPAxCON: OPERATIONAL AMPLIFIERS (OPAx) CONTROL REGISTERS

R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
OPAxEN	OPAxSP	_	OPAxUG	—	—	OPAxC	CH<1:0>			
bit 7							bit 0			
Legend:										
R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$										
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set	•	'0' = Bit is cle	ared	q = Value de	pends on conditi	ion				
bit 7	OPAxEN: Op	Amp Enable b	it							
	1 = Op amp is enabled									
	0 = Op amp is disabled and consumes no active power									
bit 6	OPAxSP: Op	Amp Speed/P	ower Select b	it						
1 = Op amp operates in high GBWP mode										
	0 = Reserved. Do not use.									
bit 5	Unimplemented: Read as '0'									
bit 4	OPAxUG: Op Amp Unity Gain Select bit									
	<ul> <li>1 = OPA output is connected to inverting input. OPAxIN- pin is available for general purpose I/O.</li> <li>0 = Inverting input is connected to the OPAxIN- pin</li> </ul>									
bit 3-2	Unimplemented: Read as '0'									
bit 1-0	OPAxCH<1:0>: Non-inverting Channel Selection bits									
	11 = Non-inv	Non-inverting input connects to FVR Buffer 2 output								
		erting input cor								
	0x = Non-inv	erting input cor	inects to OPA	xIN+ pin						

#### TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH OP AMPS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB <sup>(1)</sup>	—	-	ANSB5	ANSB4	_	—	—	_	128
ANSELC	ANSC7 <sup>(1)</sup>	ANSC6 <sup>(1)</sup>	ANSC5 <sup>(2)</sup>	ANSC4 <sup>(2)</sup>	ANSC3	ANSC2	ANSC1	ANSC0	128
DAC1CON0	DAC1EN	_	DAC10E1	DAC10E2	DAC1PS	DAC1NSS	237		
DAC1CON1	DAC1R<7:0>								237
FVRCON	FVREN FVRRDY TSEN TSRNG CDAFVR<1:0> ADFVR<1:0>								151
OPA1CON	OPA1EN	OPA1SP	—	OPA1UG	_	_	OPA1PCH<1:0>		233
OPA2CON	OPA2EN	OPA2SP	—	OPA2UG	_	233			
TRISB <sup>(1)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	—	_	_	_	127
TRISC	TRISC7 <sup>(1)</sup>	TRISC6 <sup>(1)</sup>	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	132

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by op amps.

Note 1: PIC16(L)F1708 only.

2: PIC16(L)F1704 only.

3: Unimplemented, read as '1'.

#### 28.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- · Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCONx registers and then set the <u>SSPEN</u> bit. This configures the SDI, SDO, SCK and <u>SS</u> pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full Detect bit, BF of the SSPSTAT register, and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any SSPBUF register write to the during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF of the SSPSTAT register, indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various Status conditions.

#### FIGURE 28-5: SPI MASTER/SLAVE CONNECTION



#### 28.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 28-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 28-6, Figure 28-8, Figure 28-9 and Figure 28-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPADD + 1))

Figure 28-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

Note: In Master mode the clock signal output to the SCK pin is also the clock signal input to the peripheral. The pin selected for output with the RxyPPS register must also be selected as the peripheral input with the SSPCLKPPS register.


#### 28.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 28-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 28-39).

#### FIGURE 28-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



### FIGURE 28-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



## 29.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 29.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

### 29.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

#### 29.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

#### 29.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

- 29.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 29.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

## TABLE 29-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—		ANSA4		ANSA2	ANSA1	ANSA0	122
ANSELB <sup>(1)</sup>	_	_	ANSB5	ANSB4		_	_	_	128
ANSELC	ANSC7 <sup>(1)</sup>	ANSC6 <sup>(1)</sup>	ANSC5(2)	ANSC4 <sup>(2)</sup>	ANSC3	ANSC2	ANSC1	ANSC0	133
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	336
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	85
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	86
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	335
RxyPPS	— — — RxyPPS<4:0>							140	
SP1BRGL	BRG<7:0>								337
SP1BRGH	BRG<15:8>								337
TRISA	_	_	TRISA5	TRISA4	(3)	TRISA2	TRISA1	TRISA0	121
TRISB <sup>(1)</sup>	TRISB7	TRISB6	TRISB5	TRISB4	_	—	_	_	127
TRISC	TRISC7 <sup>(1)</sup>	TRISC6 <sup>(1)</sup>	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISA0	132
TX1REG	EUSART Transmit Data Register								326*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	334

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission. \* Page provides register information.

**Note 1:** PIC16(L)F1708 only.

2: PIC16(L)F1704 only.

**3:** Unimplemented, read as '1'.

#### 29.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:


- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 29.5.2.1 EUSART Synchronous Slave Transmit


The operation of the Synchronous Master and Slave modes are identical (see **Section 29.5.1.3 "Synchronous Master Transmission")**, except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 29.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- 4. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.





#### FIGURE 32-17: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)





Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.









FIGURE 33-26: IDD Maximum, HFINTOSC Mode. PIC16F1704/8 Only.



**FIGURE 33-27:** IDD Typical, HS Oscillator, 25°C. PIC16LF1704/8 Only.




FIGURE 33-28: IDD Maximum, HS Oscillator. PIC16LF1704/8 Only.




FIGURE 33-29: IDD Typical, HS Oscillator, 25°C. PIC16F1704/8 Only.






FIGURE 33-30: IDD Maximum, HS Oscillator. PIC16F1704/8 Only.

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.



**FIGURE 33-79:** ADC 10-Bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 1 us, 25°C.



**FIGURE 33-80:** ADC 10-Bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 4 us, 25°C.




FIGURE 33-81: ADC 10-Bit Mode, Single-Ended DNL, VDD = 3.0V, VREF = 3.0V.




FIGURE 33-82: ADC 10-Bit Mode, Single-Ended INL, VDD = 3.0V, VREF = 3.0V.




FIGURE 33-83: ADC 10-Bit Mode, Single-Ended DNL, VDD = 3.0V, TAD = 1 us.





FIGURE 33-84: ADC 10-Bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 1 us.

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	1.27 BSC				
Contact Pad Spacing	С		5.40		
Contact Pad Width	X			0.60	
Contact Pad Length	Y			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A