

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-VQFN Exposed Pad
Supplier Device Package	16-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1704t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TABLE 1-3: PIC16(L)F1708 PIN OUT DESCRIPTION

RA0 AN0 VREF- C1IN+ DAC1OUT ICSPDAT RA1 AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC1OUT2 ZCD T0CKI	TTL/ST AN AN AN ST TTL/ST AN AN AN ST TTL/ST AN	CMOS — AN CMOS CMOS — — — — — CMOS	General purpose I/O.         ADC Channel 0 input.         ADC Negative Voltage Reference input.         Comparator C1 positive input.         Digital-to-Analog Converter output.         ICSP™ Data I/O.         General purpose I/O.         ADC Channel 1 input.         ADC Voltage Reference input.         Comparator C2 negative input.         Comparator C3 negative input.         Serial Programming Clock.         General purpose I/O.
VREF- C1IN+ DAC1OUT ICSPDAT RA1 AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC1OUT2 ZCD	AN AN ST TTL/ST AN AN AN AN ST TTL/ST AN	 AN CMOS CMOS      	ADC Negative Voltage Reference input. Comparator C1 positive input. Digital-to-Analog Converter output. ICSP™ Data I/O. General purpose I/O. ADC Channel 1 input. ADC Voltage Reference input. Comparator C2 negative input. Comparator C3 negative input. Serial Programming Clock.
C1IN+ DAC1OUT ICSPDAT RA1 AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC1OUT2 ZCD	AN — ST TTL/ST AN AN AN AN ST TTL/ST AN	 AN CMOS CMOS      	Comparator C1 positive input.         Digital-to-Analog Converter output.         ICSP™ Data I/O.         General purpose I/O.         ADC Channel 1 input.         ADC Voltage Reference input.         Comparator C2 negative input.         Comparator C3 negative input.         Serial Programming Clock.
DAC1OUT ICSPDAT RA1 AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC1OUT2 ZCD	 ST TTL/ST AN AN AN AN ST TTL/ST AN	AN CMOS CMOS — — — —	Digital-to-Analog Converter output.         ICSP™ Data I/O.         General purpose I/O.         ADC Channel 1 input.         ADC Voltage Reference input.         Comparator C2 negative input.         Comparator C3 negative input.         Serial Programming Clock.
ICSPDAT RA1 AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC1OUT2 ZCD	TTL/ST AN AN AN ST TTL/ST AN	CMOS CMOS — — — — —	ICSP™ Data I/O. General purpose I/O. ADC Channel 1 input. ADC Voltage Reference input. Comparator C2 negative input. Comparator C3 negative input. Serial Programming Clock.
RA1 AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC1OUT2 ZCD	TTL/ST AN AN AN ST TTL/ST AN	CMOS — — — —	General purpose I/O. ADC Channel 1 input. ADC Voltage Reference input. Comparator C2 negative input. Comparator C3 negative input. Serial Programming Clock.
AN1 VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC10UT2 ZCD	AN AN AN ST TTL/ST AN		ADC Channel 1 input. ADC Voltage Reference input. Comparator C2 negative input. Comparator C3 negative input. Serial Programming Clock.
VREF+ C1IN0- C2IN0- ICSPCLK RA2 AN2 AC10UT2 ZCD	AN AN ST TTL/ST AN		ADC Voltage Reference input. Comparator C2 negative input. Comparator C3 negative input. Serial Programming Clock.
C1INO- C2INO- ICSPCLK RA2 AN2 AC1OUT2 ZCD	AN AN ST TTL/ST AN		Comparator C2 negative input. Comparator C3 negative input. Serial Programming Clock.
C2IN0- ICSPCLK RA2 AN2 AC10UT2 ZCD	AN ST TTL/ST AN		Comparator C3 negative input. Serial Programming Clock.
ICSPCLK RA2 AN2 AC1OUT2 ZCD	ST TTL/ST AN	— — CMOS	Serial Programming Clock.
RA2 AN2 AC1OUT2 ZCD	TTL/ST AN	— CMOS	
AN2 AC1OUT2 ZCD	AN	CMOS	General purpose I/O.
AC1OUT2 ZCD	AN		
ZCD		—	ADC Channel 2 input.
-		AN	Digital-to-Analog Converter output.
TOCKI	_	AN	Zero-Cross Detection Current Source/Sink.
	ST	_	Timer0 clock input.
COGIN	ST	CMOS	Complementary Output Generator input.
INT	ST	_	External interrupt.
RA3	TTL/ST	CMOS	General purpose I/O.
MCLR	ST	_	Master Clear with internal pull-up.
Vpp	HV	_	Programming voltage.
RA4	TTL/ST	CMOS	General purpose I/O.
AN3	AN	_	ADC Channel 3 input.
T1G	ST	_	Timer1 gate input.
SOSCO	XTAL	XTAL	Secondary Oscillator Connection.
OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
CLKOUT	_	CMOS	Fosc/4 output.
RA5	TTL/ST	CMOS	General purpose I/O.
T1CKI	ST	_	Timer1 clock input.
		XTAL	Secondary Oscillator Connection.
CLCIN3	ST	_	Configurable Logic Cell source input.
OSC1		XTAL	Crystal/Resonator (LP, XT, HS modes).
		_	External clock input (EC mode).
		CMOS	General purpose I/O.
		_	ADC Channel 10 input.
			Operational Amplifier 1 inverting input.
		CMOS	SPI clock.
·			I <sup>2</sup> C data input/output.
	OSC2 CLKOUT RA5 T1CKI SOSCI	OSC2 — CLKOUT — RA5 TTL/ST T1CKI ST SOSCI XTAL CLCIN3 ST OSC1 — CLKIN ST RB4 TTL/ST AN10 AN DPA1IN- AN SCK ST SDA I <sup>2</sup> C	OSC2 – XTAL CLKOUT – CMOS RA5 TTL/ST CMOS T1CKI ST – SOSCI XTAL XTAL CLCIN3 ST – OSC1 – XTAL CLKIN ST – RB4 TTL/ST CMOS AN10 AN – DPA1IN- AN – SCK ST CMOS

 Legend: AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD
 = Open Drain

 TTL = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I<sup>2</sup>C
 = Schmitt Trigger input with I<sup>2</sup>C

 HV = High Voltage
 XTAL = Crystal levels
 Crystal levels
 I
 I
 I

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 12-2.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 12-3.

3: These I<sup>2</sup>C functions are bidirectional. The output pin selections must be the same as the input pin selections.

# TABLE 3-7: PIC16(L)F1704/8 MEMORY MAP, BANK 28-30

EOCh         -         E8Ch         -         F0Ch         -           EODh         -         E8Ch         -         F0Ch         -           EOFh         -         E8Eh         -         F0Ch         -           EOFh         PPSLOCK         E8Fh         -         F0Eh         -           E10h         INTPPS         E90h         RA0PPS         F10h         CLC1CONTA           E11h         T0CKIPPS         E91h         RA1PPS         F11h         CLC1SEL1           E12h         T1CKIPPS         E92h         RA2PPS         F12h         CLC1SEL1           E13h         T1GPPS         E93h         -         F13h         CLC1SEL1           E14h         CCP1PPS         E93h         -         F13h         CLC1SEL3           E16h         -         E96h         -         F16h         CLC1GLS3           E17h         COGINPPS         E97h         -         F13h         CLC1GLS3           E18h         -         E98h         -         F18h         CLC2CON           E18h         -         E98h         -         F18h         CLC2POL           E18h         -         E98h	
E0EhE8EhF0EhE0FhPPSLOCKE8FhF0FhCLCDATAE10hINTPPSE90hRA0PPSF10hCLC1CONE11hT0CKIPPSE91hRA1PPSF11hCLC1SELE12hT1CKIPPSE92hRA2PPSF12hCLC1SEL1E13hT1GPPSE93hF13hCLC1SEL2E13hCCP1PPSE93hF16hCLC1SEL3E16hE96hRA5PPSF15hCLC1GLS13E16hE96hF16hCLC1GLS3E17hCOGINPPSE97hF17hCLC1GLS3E18hE98hF18hCLC1GLS3E19hE99hF18hCLC2QOLE17hCOGINPPSE97hF17hCLC1GLS3E18hE98hF18hCLC2QONE18hE99hF18hCLC2QOLE10hE90hRB4PPS(1)F10hCLC2GLS2E18hE92hRB4PPS(1)F11hCLC2GLS2E18hE92hRC2PPSF22hCLC2GLS2E21hSSPDATPPSEA0hRC3PPSF23hCLC2GLS2E22hSSPSPPSEA2hRC2PPSF22hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS2E23h <td></td>	
E0FhPPSLOCKE8Fh—F0FhCLCDATAE10hINTPPSE90hRA0PPSF10hCLC1CONE11hT0CKIPPSE91hRA1PPSF11hCLC12CL0E12hT1CKIPPSE92hRA2PPSF12hCLC1SEL1E14hCCP1PPSE93h—F13hCLC1SEL1E15hCCP2PPSE95hRA5PPSF15hCLC1GLS1E16h—E96h—F16hCLC1GLS1E17hCOGINPPSE97h—F17hCLC1GLS3E18h—E98h—F18hCLC1GLS3E19h—E99h—F19hCLC1GLS3E18h—E98h—F18hCLC2CONE18h—E98h—F18hCLC2COLE10h—E90hRB5PPS <sup>(1)</sup> F1ChCLC2SEL0E10h—E90hRB5PPS <sup>(1)</sup> F1ChCLC2SEL1E10h—E90hRB5PPS <sup>(1)</sup> F1ChCLC2GLS2E10h—E90hRC1PPSF21hCLC2GLS1E10h—E97hRC1PPSF21hCLC2GLS2E10h—E97hRC1PPSF21hCLC2GLS2E10h—E97hRC1PPSF21hCLC2GLS2E10h—E97hRC1PPSF21hCLC2GLS2E21hSSPCLKPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—	
E10hINTPPSE90hRA0PPSF10hCLC1CONE11hTOCKIPPSE91hRA1PPSF11hCLC1CEL0E12hT1CKIPPSE92hRA2PPSF12hCLC1SEL0E13hT1GPPSE93h—F13hCLC1SEL1E14hCCP1PPSE93hRA4PPSF14hCLC1SEL2E15hCCP2PPSE95hRA5PPSF15hCLC1GLS1E16h—E96h—F16hCLC1GLS2E17hCOGINPPSE97h—F17hCLC1GLS1E18h—E98h—F18hCLC2CONE19h—E99h—F18hCLC2CONE18h—E98h—F18hCLC2CONE18h—E98h—F18hCLC2SEL0E10h—E90hRB5PPS <sup>(1)</sup> F1ChCLC2SEL1E10h—E90hRB5PPS <sup>(1)</sup> F1EhCLC2SEL2E10h—E96hRC0PPSF20hCLC2GLS2E10h—E97hRC1PPSF21hCLC2GLS2E20hSSPCLKPPSEA0hRC0PPSF22hCLC2GLS2E21hSSPSSPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS2E23h—EA3hRC3PPSF24hCLC3CONE24hRXPPSEA4hRC4PPSF24hCLC3GLS1E27h— <td></td>	
E11h         TOCKIPPS         E91h         RA1PPS         F11h         CLC1POL           E12h         T1CKIPPS         E92h         RA2PPS         F12h         CLC1SEL0           E13h         T1GPPS         E93h         -         F13h         CLC1SEL1           E14h         CCP1PPS         E94h         RA4PPS         F14h         CLC1SEL3           E16h         -         E96h         RA5PPS         F15h         CLC1GLS0           E17h         COGINPPS         E97h         -         F17h         CLC1GLS1           E18h         -         E98h         -         F18h         CLC1GLS2           E19h         -         E98h         -         F18h         CLC1GLS3           E18h         -         E98h         -         F18h         CLC2CQL2           E18h         -         E98h         -         F18h         CLC2CQL2           E10h         -         E90h         RB5PPS <sup>(1)</sup> F10h         CLC2SEL1           E10h         -         E99h         RB6PPS <sup>(1)</sup> F11h         CLC2SEL3           E10h         -         E97h         RB7PS <sup>(1)</sup> F11h         CLC2GLS1           E10h<	N
E12hT1CKIPPSE92hRA2PPSF12hCLC1SEL0E13hT1GPPSE93hF13hCLC1SEL1E14hCCP1PPSE94hRA4PPSF14hCLC1SEL2E15hCCP2PPSE95hRA5PPSF15hCLC1GLS0E17hCOGINPPSE97hF17hCLC1GLS1E18hE98hF18hCLC1GLS2E19hE99hF19hCLC1GLS3E1AhE99hF18hCLC2CONE18hE98hF18hCLC22CONE18hE98hF18hCLC22SEL0E1ChE9ChRB4PPS <sup>(1)</sup> F1ChCLC2SEL1E1ChE9ChRB5PPS <sup>(1)</sup> F1ChCLC2SEL2E1PhE9ChRB6PPS <sup>(1)</sup> F1EhCLC2GLS2E1FhE9ChRC0PPSF20hCLC2GLS2E21hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS2E21hSSPSSPPSEA2hRC3PPSF23hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC30NE25hCKPPSEA5hRC5PPSF25hCLC3GLS1E26hEA6hF28hCLC3GLS1E27hEA7hRC7PPS <sup>(1)</sup> F27hCLC3GLS1E28hCLCINPPSEA8hF28hCLC3GLS1 <td></td>	
E13hT1GPPSE93h—F13hCLC1SEL1E14hCCP1PPSE94hRA4PPSF14hCLC1SEL2E15hCCP2PPSE95hRA5PPSF15hCLC1SEL3E16h—E96h—F16hCLC1GLS1E17hCOGINPPSE97h—F17hCLC1GLS1E18h—E98h—F18hCLC1GLS2E19h—E99h—F18hCLC1GLS3E1Ah—E98h—F18hCLC2CONE1Bh—E98h—F18hCLC22CIE1Ch—E9ChRB4PPS(1)F1ChCLC2SEL0E1Dh—E9DhRB5PPS(1)F1DhCLC2SEL1E1Fh—E9EhRB6PPS(1)F1EhCLC2GLS2E1hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GLS1E26h—EA6hRC6PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3GLS1E29hCLCIN1PPSEA8h—F28hCLC3GLS1E20h—EA6h—F28hCLC3GLS1E20h—EA6h—F28hCLC3GLS1E20h—EA8h<	
E14hCCP1PPSE94hRA4PPSF14hCLC1SEL2E15hCCP2PPSE95hRA5PPSF15hCLC1SEL3E16h-E96h-F16hCLC1GLS0E17hCOGINPPSE97h-F17hCLC1GLS1E18h-E98h-F18hCLC1GLS2E19h-E99h-F18hCLC1GLS3E19h-E99h-F18hCLC2CONE18h-E98h-F18hCLC2CONE18h-E98h-F18hCLC2CONE18h-E98h-F18hCLC2COLE10h-E90hRB4PPS(1)F1ChCLC2SEL0E10h-E90hRB5PPS(1)F1DhCLC2SEL1E16h-E92hRB6PPS(1)F1EhCLC2SEL2E17h-E97hRC3PPSF20hCLC2GLS0E21hSSPOATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPSEA2hRC2PPSF22hCLC2GLS2E23h-EA3hRC3PPSF23hCLC2GLS2E23h-EA3hRC3PPSF24hCLC3CONE24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GLS1E26h-EA6hRC6PPS(1)F26hCLC3SEL3E28hCLCIN0PPSEA8h-F28hCLC3GLS1E28hCLCIN1PPSEA8h <td>0</td>	0
E15hCCP2PPSE95hRA5PPSF15hCLC1SEL3E16h-E96h-F16hCLC1GLS0E17hCOGINPPSE97h-F17hCLC1GLS1E18h-E98h-F18hCLC1GLS2E19h-E99h-F19hCLC1GLS3E1Ah-E9Ah-F18hCLC2CONE1Bh-E9Bh-F18hCLC2COLE1Ch-E9ChRB4PPS <sup>(1)</sup> F1ChCLC2SEL0E1Dh-E9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1Fh-E9EhRB6PPS <sup>(1)</sup> F1FhCLC2GLS2E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS2E22hSSPSSPPSEA2hRC3PPSF23hCLC2GLS3E23h-EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GLS1E26h-EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h-F28hCLC3GLS1E28hCLCIN2PPSEA8h-F28hCLC3GLS1E28hCLCIN2PPSEA8h-F28hCLC3GLS1E28hCLCIN2PPSEA8h-F28hCLC3GLS1E28hCLCIN3PPSEA8h-F28hCLC3GLS1E28	.1
E16hE96hF16hCLC1GLS0E17hCOGINPPSE97hF17hCLC1GLS1E18hE98hF18hCLC1GLS2E19hE99hF18hCLC1GLS3E1AhE98hF18hCLC2COLE1BhE98hF18hCLC2COLE1ChE98hF18hCLC22CLE1ChE90hRB4PPS(1)F1ChCLC2SEL0E1DhE90hRB5PPS(1)F1ChCLC2SEL1E1FhE96hRB6PPS(1)F1EhCLC2GLS2E1FhE97hRC0PPSF20hCLC2GLS0E21hSSPCLKPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS2E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GLS1E26hEA6hRC6PPS(1)F27hCLC3SEL1E27hEA7hRC7PPS(1)F27hCLC3SEL2E29hCLCIN1PPSEA8hF28hCLC3GLS1E20hCLCIN1PPSEA8hF28hCLC3GLS1E20hEAChF20hCLC3GLS1E20hEAChF20hCLC3GLS1E20h<	2
E17hCOGINPPSE97h—F17hCLC1GLS1E18h—E98h—F18hCLC1GLS2E19h—E99h—F19hCLC1GLS3E1Ah—E9Ah—F18hCLC2CONE1Bh—E9Bh—F1BhCLC2COLE1Ch—E9ChRB4PPS <sup>(1)</sup> F1ChCLC2SEL0E1Dh—E9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1Ph—E9EhRB6PPS <sup>(1)</sup> F1EhCLC2SEL2E1Fh—E9FhRB7PPS <sup>(1)</sup> F1FhCLC2GLS0E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS2E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GLS1E26h—EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL1E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3GLS1E28hCLCIN1PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F20hCLC3GLS2E2Dh—EACh—F20hCLC3GLS3E2Dh—EACh—F20hCLC3GLS3E2Dh—EACh—F20hCLC3GLS3E2Dh—EACh <td></td>	
E18hE98hF18hCLC1GLS2E19hE99hF19hCLC1GLS3E1AhE9AhF1AhCLC2CONE1BhE9BhF1BhCLC22CLQE1ChE9ChRB4PPS <sup>(1)</sup> F1ChCLC2SEL0E1DhE9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1EhE9EhRB6PPS <sup>(1)</sup> F1EhCLC2SEL2E1FhE9FhRB7PPS <sup>(1)</sup> F1FhCLC2GLS2E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS3E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GLS0E27hEA6hRC6PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8hF28hCLC3GLS1E29hCLCIN1PPSEA8hF28hCLC3GLS2E29hCLCIN1PPSEA8hF28hCLC3GLS1E2ChEAChF20hCLC3GLS3E2DhEAChF20hCLC3GLS3E2DhEAChF20hCLC3GLS3E2DhEAChF20hCLC3GLS3E2Dh <td>0</td>	0
E19hE99hF19hCLC1GLS3E1AhE9AhF1AhCLC2CONE1BhE9BhF1BhCLC2CDLE1ChE9ChRB4PPS <sup>(1)</sup> F1ChCLC2SEL0E1DhE9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1EhE9EhRB6PPS <sup>(1)</sup> F1EhCLC2SEL3E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3ODLE26hEA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL1E27hEA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8hF28hCLC3GLS0E28hCLCIN1PPSEA8hF28hCLC3GLS1E2AhCLCIN1PPSEA8hF28hCLC3GLS1E2AhCLCIN3PPSEA8hF28hCLC3GLS1E2AhCLCIN3PPSEA8hF2AhCLC3GLS1E2AhCLCIN3PPSEA8hF2AhCLC3GLS1E2AhCLCIN3PPSEA8hF2AhCLC3GLS1E2AhCLCIN3PPSEA8hF2Ah <td>1</td>	1
E1AhE9AhF1AhCLC2CONE1BhE9BhF1BhCLC2POLE1ChE9ChRB4PPS(1)F1ChCLC2SEL0E1DhE9DhRB5PPS(1)F1DhCLC2SEL1E1EhE9EhRB6PPS(1)F1EhCLC2SEL2E1FhE9FhRB7PPS(1)F1FhCLC2SEL3E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPSSPPSEA1hRC1PPSF21hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3OL2E26hEA6hRC6PPS(1)F26hCLC3SEL1E27hEA7hRC7PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8hF28hCLC3GLS2E29hCLCIN1PPSEA8hF28hCLC3GLS1E28hCLCIN2PPSEA8hF28hCLC3GLS1E28hCLCIN3PPSEA8hF28hCLC3GLS1E28hCLCIN3PPSEA8hF28hCLC3GLS1E28hCLCIN3PPSEA8hF28hCLC3GLS1E28hCLCIN3PPSEA8hF28hCLC3GLS1E28hCLCIN3PPSEA8hF28hCLC3GLS1E28hCLCIN3PPSEA8hF28hC	2
E1Bh-E9Bh-F1BhCLC2POLE1Ch-E9ChRB4PPS <sup>(1)</sup> F1ChCLC2SEL0E1Dh-E9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1Eh-E9EhRB6PPS <sup>(1)</sup> F1EhCLC2SEL2E1Fh-E9FhRB7PPS <sup>(1)</sup> F1FhCLC2GLS2E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS2E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h-EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3OL2E26h-EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27h-EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h-F28hCLC3GLS1E28hCLCIN1PPSEA8h-F28hCLC3GLS1E28hCLCIN2PPSEAAh-F28hCLC3GLS1E28hCLCIN3PPSEA8h-F28hCLC3GLS1E20h-EACh-F20hCLC3GLS2E2Dh-EACh-F20hCLC3GLS3E2Eh-EACh-F20hCLC3GLS3	3
E1Ch-E9ChRB4PPS(1)F1ChCLC2SEL0E1Dh-E9DhRB5PPS(1)F1DhCLC2SEL1E1Eh-E9EhRB6PPS(1)F1EhCLC2SEL2E1Fh-E9FhRB7PPS(1)F1FhCLC2GLS0E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS3E23h-EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3POLE26h-EA6hRC6PPS(1)F26hCLC3SEL0E27h-EA7hRC7PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8h-F28hCLC3SEL3E29hCLCIN1PPSEA8h-F28hCLC3GLS1E28hCLCIN2PPSEAAh-F28hCLC3GLS1E28hCLCIN3PPSEA8h-F28hCLC3GLS1E28hCLCIN3PPSEA8h-F28hCLC3GLS1E20h-EACh-F20hCLC3GLS3E22h-EA2h-F20hCLC3GLS3E22h-EA2h-F20hCLC3GLS3E22h-EA2h-F20hCLC3GLS3E22h-EA2h-F20hCLC3GLS3E22h <td< th=""><td>N</td></td<>	N
E1DhE9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1EhE9EhRB6PPS <sup>(1)</sup> F1EhCLC2SEL2E1FhE9FhRB7PPS <sup>(1)</sup> F1FhCLC2SEL3E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23hEA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GL0E26hEA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27hEA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8hF28hCLC3SEL3E29hCLCIN1PPSEA8hF28hCLC3GLS1E2ChEAChF2ChCLC3GLS1E2DhEAChF2DhCLC3GLS2E2DhEAChF2ChCLC3GLS3E2EhEAEhF2Eh	_
E1Dh—E9DhRB5PPS <sup>(1)</sup> F1DhCLC2SEL1E1Eh—E9EhRB6PPS <sup>(1)</sup> F1EhCLC2SEL2E1Fh—E9FhRB7PPS <sup>(1)</sup> F1FhCLC2GLS0E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3GL0E26h—EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL3E29hCLCIN1PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F20hCLC3GLS1E2Dh—EACh—F20hCLC3GLS2E2Dh—EACh—F20hCLC3GLS3E2Eh—EACh—F20hCLC3GLS3	0
E1Eh—E9EhRB6PPS(1)F1EhCLC2SEL2E1Fh—E9FhRB7PPS(1)F1FhCLC2SEL3E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3BL0E26h—EA6hRC6PPS(1)F26hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL1E29hCLCIN1PPSEA8h—F28hCLC3GLS1E28hCLCIN2PSEA8h—F28hCLC3GLS1E28hCLCIN3PPSEA8h—F28hCLC3GLS1E20h—EACh—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h— <td< th=""><td></td></td<>	
E1Fh—E9FhRB7PPS(1)F1FhCLC2SEL3E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3BEL0E26h—EA6hRC6PPS(1)F26hCLC3SEL0E27h—EA7hRC7PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL3E29hCLCIN1PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F2ChCLC3GLS1E2Dh—EADh—F2DhCLC3GLS3E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E20hSSPCLKPPSEA0hRC0PPSF20hCLC2GLS0E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3POLE26h—EA6hRC6PPS(1)F26hCLC3SEL0E27h—EA7hRC7PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL3E29hCLCIN1PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F2ChCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E21hSSPDATPPSEA1hRC1PPSF21hCLC2GLS1E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3POLE26h—EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA8h—F28hCLC3GLS1E28hCLCIN3PPSEA8h—F28hCLC3GLS1E20h—EACh—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS1E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3E20h—EA0h—F20hCLC3GLS3 <td></td>	
E22hSSPSSPPSEA2hRC2PPSF22hCLC2GLS2E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3POLE26h—EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL3E29hCLCIN1PPSEA9h—F29hCLC3GLS1E2BhCLCIN3PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E23h—EA3hRC3PPSF23hCLC2GLS3E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3POLE26h—EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA9h—F29hCLC3GLS2E28hCLCIN2PPSEAAh—F28hCLC3GLS0E28hCLCIN3PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E24hRXPPSEA4hRC4PPSF24hCLC3CONE25hCKPPSEA5hRC5PPSF25hCLC3POLE26h—EA6hRC6PPS <sup>(1)</sup> F26hCLC3SEL0E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA9h—F29hCLC3SEL3E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E2BhCLCIN3PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E25hCKPPSEA5hRC5PPSF25hCLC3POLE26h—EA6hRC6PPS(1)F26hCLC3SEL0E27h—EA7hRC7PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA8h—F29hCLC3SEL3E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E28hCLCIN3PPSEA8h—F28hCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E26h—EA6hRC6PPS(1)F26hCLC3SEL0E27h—EA7hRC7PPS(1)F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA8h—F29hCLC3SEL3E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E2BhCLCIN3PPSEA8h—F2BhCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E27h—EA7hRC7PPS <sup>(1)</sup> F27hCLC3SEL1E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA9h—F29hCLC3SEL3E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E2BhCLCIN3PPSEA8h—F2BhCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	
E28hCLCIN0PPSEA8h—F28hCLC3SEL2E29hCLCIN1PPSEA9h—F29hCLC3SEL3E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E2BhCLCIN3PPSEABh—F2BhCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	0
E29hCLCIN1PPSEA9h—F29hCLC3SEL3E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E2BhCLCIN3PPSEABh—F2BhCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	1
E2AhCLCIN2PPSEAAh—F2AhCLC3GLS0E2BhCLCIN3PPSEABh—F2BhCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	2
E2BhCLCIN3PPSEABh—F2BhCLC3GLS1E2Ch—EACh—F2ChCLC3GLS2E2Dh—EADh—F2DhCLC3GLS3E2Eh—EAEh—F2Eh—	3
E2Ch         —         EACh         —         F2Ch         CLC3GLS2           E2Dh         —         EADh         —         F2Dh         CLC3GLS3           E2Eh         —         EAEh         —         F2Eh         —	0
E2Dh         —         EADh         —         F2Dh         CLC3GLS3           E2Eh         —         EAEh         —         F2Eh         —	1
E2Eh EAEh F2Eh	2
	3
E30h EB0h F30h	
E31h EB1h F31h	
E32h EB2h F32h	
E33h — EB3h — F33h —	
E34h EB4h F34h	
E35h EB5h F35h	
E36h <u> </u>	
E37h — EB7h — F37h —	
E38h EB8h F38h	
E39h EB9h F39h	
E3Ah EBAh F3Ah	
E3Bh EBBh F3Bh	
E3Ch EBCh F3Ch	
E3Dh EBDh F3Dh	
E3Eh EBEh F3Eh	
E3Fh — EBFh — F3Fh —	
E40h EC0h F40h	
E6Fh EEFh F6Fh	
Legend: = Unimplemented data memory locations, read as '0',	
Note 1: Only available on PIC16(L)F1708 devices	

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banl	k7		•		•	•	•			•	•
38Ch	INLVLA	_	—	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	11 1111	11 1111
38Dh	INLVLB <sup>(3)</sup>	INLVLB7	INLVLB6	INLVLB5	INLVLB4	—	—	_	—	1111	1111
38Eh	INLVLC	INLVLC7 <sup>(3)</sup>	INLVLC6(3)	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	1111 1111	1111 1111
38Fh	—	Unimplement	ted							—	—
390h	—	Unimplement	ted							_	—
391h	IOCAP	—	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	IOCBP <sup>(3)</sup>	IOCBP7	IOCBP6	IOCBP5	IOCBP4	—	—	—	—	0000	0000
395h	IOCBN <sup>(3)</sup>	IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	—	—	0000	0000
396h	IOCBF <sup>(3)</sup>	IOCBF7	IOCBF6	IOCBF5	IOCBF4	—	—	—	_	0000	0000
397h	IOCCP	IOCCP7 <sup>(3)</sup>	IOCCP6 <sup>(3)</sup>	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IIOCCP1	IOCCP0	0000 0000	0000 0000
398h	IOCCN	IOCCN7 <sup>(3)</sup>	IOCCN6 <sup>(3)</sup>	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IIOCCN1	IOCCN0	0000 0000	0000 0000
399h	IOCCF	IOCCF7 <sup>(3)</sup>	IOCCF6 <sup>(3)</sup>	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IIOCCF1	IOCCF0	0000 0000	0000 0000
39Ah	_	Unimplement	ted							_	_
39Fh											
Banl	k 8									•	T
40Ch  414h	_	Unimplement	ted							-	-
415h	TMR4	Holding Regi	ster for the Lea	ast Significant	Byte of the 16	-bit TMR4 Re	gister			xxxx xxxx	uuuu uuuu
416h	PR4	Holding Regi	ster for the Mo	st Significant	Byte of the 16-	bit TMR4 Reg	ister			xxxx xxxx	uuuu uuuu
417h	T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CKF	PS<1:0>	-000 0000	-000 0000
418h  41Bh	_	Unimplement	Unimplemented —							_	
41Ch	TMR6	Holding Regi	ster for the Lea	ast Significant	Byte of the 16	-bit TMR6 Re	gister			XXXX XXXX	uuuu uuuu
41Dh	PR6	Holding Regi	ster for the Mo	st Significant	Byte of the 16-	bit TMR6 Reg	ister			XXXX XXXX	uuuu uuuu
41Eh	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKF	PS<1:0>	-000 0000	-000 0000
41Fh	—	Unimplement	ted							—	—
Banl	k 9										
48Ch to 49Fh	_	Unimplement	Unimplemented							_	_
Banl	k 10										
50Ch											
 510h	—	Unimplement	ted							_	-
511h	OPA1CON	OPA1EN	OPA1SP	_	OPA1UG	_	_	OPA1P	CH<1:0>	00-000	00-000
512h	_	Unimplement	ted							_	_
514h	00400011	0.000	004000		0040110			0.01157	011.4.6		
515h	OPA2CON	OPA2EN	OPA2SP	_	OPA2UG	—	—	OPA2P	CH<1:0>	00-000	00-000
516h  51Fh	—	Unimplement	ted							-	-

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-10:**

Note

Unimplemented, read as '1'. PIC16(L)F1704 only. 1:

2:

3:

PIC16(L)F1708 only. Unimplemented on PIC16LF1704/8. 4:

	ACK EXAMPLE	2
		_
0x0F		
0x0E		
0x0E		
0x0C	:	
0x0E		
0x0A		
0x09		This figure shows the stack configuration
30x0		after the first CALL or a single interrupt. If a RETURN instruction is executed, the
0x07	,	return address will be placed in the Program Counter and the Stack Pointer
0x06	i	decremented to the empty state (0x1F).
0x05	;	
0x04		
0x03		
0x02	2	
0x01		
TOSH:TOSL 0x00	Return Address	STKPTR = 0x00
0x0F		
0x0E		
0x0D		
0,400		
0x0C		After seven CALLS or six CALLS and an
0x0B		interrupt, the stack looks like the figure on the left. A series of RETURN instructions
0x0B 0x0A		interrupt, the stack looks like the figure
0x0B 0x0A 0x09		interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
0x0B 0x0A 0x09 0x08		interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
0x0B 0x0A 0x09 0x08 0x07	Beturn Address	interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x0B 0x0A 0x09 0x08 0x08 0x07 TOSH:TOSL 0x06	Return Address	interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses
0x0B 0x0A 0x09 0x08 0x07 TOSH:TOSL 0x06 0x05	Return Address	interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x0B 0x0A 0x09 0x08 0x08 0x07 TOSH:TOSL 0x06		interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x0B 0x0A 0x09 0x08 0x07 TOSH:TOSL 0x06 0x05 0x04	Return Address Return Address	interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x05 0x04 0x03	Return Address Return Address Return Address	interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x04 0x03 0x02	Return Address Return Address Return Address Return Address Return Address	interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.

 $\ensuremath{\textcircled{}^{\odot}}$  2013-2015 Microchip Technology Inc.

### 5.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 5-3 and Table 5-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	x	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	x	0	Illegal, $\overline{PD}$ is set on $\overline{POR}$
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 5-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

#### TABLE 5-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

R/W-0/	0 R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1G	IF ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7				1	I	1	bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
u = Bit is u	unchanged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7		Timer1 Gate Inte	errupt Flag bit				
	1 = Interrupt						
bit 6		t is not pending g-to-Digital Con	wortor (ADC)	Interrupt Elea k	sit		
DILO	1 = Interrupt	• •		Interrupt Flag i	JIL		
		t is not pending					
bit 5	RCIF: USAF	RT Receive Inter	rrupt Flag bit				
	1 = Interrupt						
		t is not pending					
bit 4		RT Transmit Inte	rrupt Flag bit				
	1 = Interrupt 0 = Interrupt	t is penaing					
bit 3	-	nchronous Seria	al Port (MSSP	) Interrupt Flag	bit		
	1 = Interrupt		(	,			
	0 = Interrupt	t is not pending					
bit 2		CP1 Interrupt Fla	ng bit				
	1 = Interrupt						
bit 1	•	t is not pending ner2 to PR2 Inte	rrunt Eloa bit				
DILI	1 = Interrupt		Filling bit				
	•	t is not pending					
bit 0	•	ner1 Overflow Ir	nterrupt Flag	oit			
	1 = Interrupt						
	0 = Interrup	t is not pending					
Note:	Interrupt flag bits	are set when ar	interrupt				
	condition occurs,	regardless of th	e state of				
	its corresponding Enable bit, GIE,						
	User software	should ens	•				
	appropriate inter	rupt flag bits a					
	prior to enabling	an interrupt.					

# REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1


# 9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep





U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	
bit 7							bit 0	
Legend:								
R = Readable bit W		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					
•							,	

#### REGISTER 11-5: WPUA: WEAK PULL-UP PORTA REGISTER

bit 7-6 Unimplemented: Read as '0'

- bit 5-0 WPUA<5:0>: Weak Pull-up Register bits 1 = Pull-up enabled 0 = Pull-up disabled
- Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.
  - 2: The weak pull-up device is automatically disabled if the pin is configured as an output.

### REGISTER 11-6: ODCONA: PORTA OPEN-DRAIN CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	ODA5	ODA4	—	ODA2	ODA1	ODA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>ODA&lt;5:4&gt;:</b> PORTA Open-Drain Enable bits For RA<5:4> pins, respectively 1 = Port pin operates as open-drain drive (sink current only) 0 = Port pin operates as standard push-pull drive (source and sink current)
bit 3	Unimplemented: Read as '0'
bit 2-0	<b>ODA&lt;2:0&gt;:</b> PORTA Open-Drain Enable bits For RA<2:0> pins, respectively 1 = Port pin operates as open-drain drive (sink current only) 0 = Port pin operates as standard push-pull drive (source and sink current)

#### REGISTER 13-7: IOCCP: INTERRUPT-ON-CHANGE PORTC POSITIVE EDGE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
IOCCP7 <sup>(1)</sup>	IOCCP6 <sup>(1)</sup>	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
bit 7	•	•	•			•	bit 0
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimplem	ented bit, read a	as 'O'	
u = Bit is uncha	nged	x = Bit is unkno	own	-n/n = Value a	t POR and BOR	Value at all othe	er Resets
'1' = Bit is set		'0' = Bit is clea	red				

bit 7-0

IOCCP<7:0>: Interrupt-on-Change PORTC Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

Note 1: PIC16(L)F1708 only.

#### REGISTER 13-8: IOCCN: INTERRUPT-ON-CHANGE PORTC NEGATIVE EDGE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
IOCCN7 <sup>(1)</sup>	IOCCN6 <sup>(1)</sup>	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCCN<7:0>: Interrupt-on-Change PORTC Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

Note 1: PIC16(L)F1708 only.

#### REGISTER 13-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
IOCCF7 <sup>(1)</sup>	IOCCF6 <sup>(1)</sup>	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

**IOCCF<7:0>:** Interrupt-on-Change PORTC Flag bits

- 1 = An enabled change was detected on the associated pin.
  - Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.
- 0 = No change was detected, or the user cleared the detected change.

Note 1: PIC16(L)F1708 only.

#### 18.8 Auto-shutdown Control

Auto-shutdown is a method to immediately override the COG output levels with specific overrides that allow for safe shutdown of the circuit.

The shutdown state can be either cleared automatically or held until cleared by software. In either case, the shutdown overrides remain in effect until the first rising event after the shutdown is cleared.

#### 18.8.1 SHUTDOWN

The shutdown state can be entered by either of the following two mechanisms:

- Software generated
- External Input

#### 18.8.1.1 Software Generated Shutdown

Setting the GxASE bit of the COGxASD0 register (Register 18-7) will force the COG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist until the first rising event after the GxASE bit is cleared by software.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the first rising event after the shutdown input clears. See Figure 18-15 and **Section 18.8.3.2 "Auto-Restart"**.

#### 18.8.1.2 External Shutdown Source

External shutdown inputs provide the fastest way to safely suspend COG operation in the event of a Fault condition. When any of the selected shutdown inputs goes true, the output drive latches are reset and the COG outputs immediately go to the selected override levels without software delay.

Any combination of the input sources can be selected to cause a shutdown condition. Shutdown occurs when the selected source is low. Shutdown input sources include:

- Any input pin selected with the COGxPPS control
- C2OUT
- C10UT
- CLC2OUT

Shutdown inputs are selected independently with bits of the COGxASD1 register (Register 18-8).

Note:					sitive, not
	edge s	sensitive. T	he shutdo	wn st	ate cannot
					lown input
	level	persists,	except	by	disabling
	auto-s	hutdown,		-	-

#### 18.8.2 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown is active, are controlled by the GxASDAC<1:0> and GxASDBC<1:0> bits of the COGxASD0 register (Register 18-7). GxASDAC<1:0> controls the COGxA and COGxC override levels and GxASDBC<1:0> controls the COGxB and COGxD override levels. There are four override options for each output pair:

- · Forced low
- Forced high
- Tri-state
- PWM inactive state (same state as that caused by a falling event)

Note: The polarity control does not apply to the forced low and high override levels but does apply to the PWM inactive state.

#### 18.8.3 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- · Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the COGxASD0 register. Waveforms of a software controlled automatic restart are shown in Figure 18-15.

#### 18.8.3.1 Software Controlled Restart

When the GxARSEN bit of the COGxASD0 register is cleared, software must clear the GxASE bit to restart COG operation after an auto-shutdown event.

The COG will resume operation on the first rising event after the GxASE bit is cleared. Clearing the shutdown state requires all selected shutdown inputs to be false, otherwise, the GxASE bit will remain set.

#### 18.8.3.2 Auto-Restart

When the GxARSEN bit of the COGxASD0 register is set, the COG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically and the COG will resume operation on the first rising event after all selected shutdown inputs go false.

# 20.3 Register Definitions: ADC Control

### REGISTER 20-1: ADCON0: ADC CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
oit 7							bit (
Legend:							
R = Readab		W = Writable	bit	U = Unimplen			
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	OR/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-2	CHS<4:0>:	Analog Channel	Select bits				
		R_Buffer1 Outp	( <b>a</b> )				
	11110 <b>= DA</b>	C_output <sup>(1)</sup>					
		mperature Indica					
		served. No char					
	11011 <b>= Re</b>	served. No char	nnel connecte	d.			
	•						
	•						
	01100 = Re	served. No cha	nel connecte	d			
	01011 = AN			<b>.</b>			
	01010 = AN	110					
	01001 = AN	19					
	01000 = AN	18					
	00111 = AN	17					
	00110 = AN						
	00101 = AN	-					
	00100 = AN						
	00011 = AN 00010 = AN	-					
	00001 = AN						
	00000 = AN						
bit 1	GO/DONE:	ADC Conversion	n Status bit				
	1 = ADC cor	nversion cycle ir	n progress. Se	tting this bit sta	rts an ADC co	nversion cycle.	
					e ADC conver	sion has comple	eted.
	0 = ADC cor	nversion comple	ted/not in pro	gress			
bit 0	ADON: ADO	Enable bit					
	1 = ADC is e						
	0 = ADC is o	disabled and cor	nsumes no op	erating current			
<b>2:</b> S	See Section 22.0 See Section 14.0 See Section 15.0	0 "Fixed Voltag	e Reference	(FVR)" for more	information.	more information	on.

#### **REGISTER 20-6:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	—	-	ADRES	S<9:8>
bit 7				•			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
-							

bit 7-2Reserved: Do not use.bit 1-0ADRES<9:8>: ADC Result Register bits

Upper two bits of 10-bit conversion result

### REGISTER 20-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADRES   | 6<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

# 26.5 Register Definitions: Timer2 Control

# REGISTER 26-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_		T2OUTF	PS<3:0>		TMR2ON	T2CKP	'S<1:0>
bit 7							bit (
Logondi							
<b>Legend:</b> R = Readab	le bit	W = Writable	hit	U = Unimpler	nented bit, read	as '0'	
u = Bit is un		x = Bit is unkr		•	at POR and BO		other Resets
1' = Bit is se	-	'0' = Bit is clea					
Dicio oc							
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-3	T2OUTPS<	3:0>: Timer2 Ou	tput Postscale	er Select bits			
	1111 <b>= 1</b> :16	Postscaler					
	1110 <b>= 1:15</b>	5 Postscaler					
	1101 <b>= 1:14</b>						
	1100 = 1:13						
	1011 = 1:12						
	1010 = 1:11						
	1001 = 1:10 1000 = 1:9						
	0111 = 1:8						
	0110 = 1:7						
	0101 = 1:6						
	0100 = 1:5						
	0011 <b>= 1:4</b>	Postscaler					
	0010 <b>= 1:3  </b>	Postscaler					
	0001 <b>= 1:2  </b>	Postscaler					
	0000 <b>= 1:1  </b>	Postscaler					
bit 2	TMR2ON: T	imer2 On bit					
	1 = Timer2 0 = Timer2						
bit 1-0	T2CKPS<1:	:0>: Timer2 Cloc	k Prescale Se	elect bits			
	11 = Presca	ler is 64					
	10 = Presca						
	01 = Presca						
	00 = Presca						

# 27.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains two standard Capture/Compare/PWM modules (CCP1 and CCP2).

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

# 27.1 Capture Mode

The Capture mode function described in this section is available and identical for all CCP modules.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 27-1 shows a simplified diagram of the capture operation.


### 27.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

**Note:** If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

# FIGURE 27-1:

#### CAPTURE MODE OPERATION BLOCK DIAGRAM



### 27.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPRxL registers
- CCPxCON registers

Figure 27-4 shows a simplified block diagram of PWM operation.






FIGURE 27-3: CCP PWM OUTPUT SIGNAL



#### FIGURE 27-4: SIMPLIFIED PWM BLOCK DIAGRAM



### 27.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- Use the desired output pin RxyPPS control to select CCPx as the source and disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIRx register. See Note below.
  - Configure the T2CKPS bits of the T2CON register with the Timer prescale value.
  - Enable the Timer by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin:
  - Wait until the Timer overflows and the TMR2IF bit of the PIR1 register is set. See Note below.
  - Enable the CCPx pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

### 27.3.3 TIMER2 TIMER RESOURCE

The PWM standard mode makes use of the 8-bit Timer2 timer resources to specify the PWM period.

### 27.3.4 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 27-1.

# EQUATION 27-1: PWM PERIOD

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC$$

(TMR2 Prescale Value)

**Note 1:** Tosc = 1/Fosc

# 28.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

# 28.1 MSSP Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 28-1 is a block diagram of the SPI interface module.





#### 28.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 28-33).
- b) SCL is sampled low before SDA is asserted low (Figure 28-34).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:


- · the Start condition is aborted,
- · the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 28-33).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 28-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.










#### TABLE 32-21: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard	Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions				
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	_	80	ns	$3.0V \leq V\text{DD} \leq 5.5V$				
		Clock high to data-out valid	—	100	ns	$1.8V \leq V\text{DD} \leq 5.5V$				
US121	TCKRF	Clock out rise time and fall time	_	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$				
		(Master mode)	_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$				
US122	TDTRF	Data-out rise time and fall time	_	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$				
				50	ns	$1.8V \leq V\text{DD} \leq 5.5V$				

#### FIGURE 32-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 32-22: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-setup before CK $\downarrow$ (DT hold time)	10	_	ns				
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15	—	ns				

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.




FIGURE 33-49: Ipd, Comparator, Normal-Power Mode (CxSP = 1). PIC16LF1704/8 Only.




FIGURE 33-50: Ipd, Comparator, Normal-Power Mode (CxSP = 1). PIC16F1704/8 Only.





FIGURE 33-51: VOH vs. IOH, Over Temperature, VDD = 5.0V. PIC16F1704/8 Only.



**FIGURE 33-52:** Vol vs. Iol Over Temperature, VDD = 5.0V. PIC16F1704/8 Only.




FIGURE 33-53: VOH vs. IOH, Over Temperature, VDD = 3.0V.





FIGURE 33-54: VOL vs. IOL, Over Temperature, VDD = 3.0V.

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	MILLIMETERS						
Dimensior	MIN	NOM	MAX				
Contact Pitch	E		1.27 BSC				
Contact Pad Spacing	С		9.40				
Contact Pad Width (X20)	X			0.60			
Contact Pad Length (X20)	Y			1.95			
Distance Between Pads	Gx	0.67					
Distance Between Pads	G	7.45					

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A