E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

201010	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1708-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

Device Overview	9
Enhanced Mid-Range CPU	17
Memory Organization	
Device Configuration	
Resets	
Oscillator Module (with Fail-Safe Clock Monitor)	
Interrupts	80
Power-Down Mode (Sleep)	
Watchdog Timer (WDT)	
Flash Program Memory Control	102
I/O Ports	
Peripheral Pin Select (PPS) Module	136
Interrupt-On-Change	143
Fixed Voltage Reference (FVR)	
Temperature Indicator Module	152
Comparator Module	154
Pulse Width Modulation (PWM)	163
Complementary Output Generator (COG) Module	169
Configurable Logic Cell (CLC)	201
Analog-to-Digital Converter (ADC) Module	
Operational Amplifier (OPA) Modules	
8-Bit Digital-to-Analog Converter (DAC1) Module	
Zero-Cross Detection (ZCD) Module	238
Timer0 Module	
Timer1 Module with Gate Control	
Timer2/4/6 Module	
Capture/Compare/PWM Modules	
Master Synchronous Serial Port (MSSP) Module	
Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
In-Circuit Serial Programming™ (ICSP™)	355
Instruction Set Summary	
Electrical Specifications	
DC and AC Characteristics Graphs and Charts	
Development Support	425
Packaging Information	429
Appendix A: Data Sheet Revision History	
The Microchip Web Site	
Customer Change Notification Service	
Customer Support	449
Product Identification System	450

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and

FIGURE 2-1: CORE BLOCK DIAGRAM

Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set





TABLE 9-2: WDT CLEARING CONDITIONS

Conditions	WDT
WDTE<1:0> = 00	
WDTE<1:0> = 01 and SWDTEN = 0	
WDTE<1:0> = 10 and enter Sleep	Cleared
CLRWDT Command	Cleared
Oscillator Fail Detected	
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST
Change INTOSC divider (IRCF bits)	Unaffected





REGISTER 17-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PWMxI	DCH<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	it	W = Writable bit U = Unimplemented bit, read as '0'					
u = Bit is unchar	nged	x = Bit is unknow	'n	-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is cleared	d				

bit 7-0

PWMxDCH<7:0>: PWM Duty Cycle Most Significant bits

These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

REGISTER 17-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0		
PWMxDCL<7:6>		_	—	—	_	—	—		
bit 7			•	•			bit 0		
Legend:									
R = Readable b	pit	W = Writable bi	t	U = Unimplemented bit, read as '0'					
u = Bit is uncha	nged	x = Bit is unkno	wn	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clear	ed						

bit 5-0 Unimplemented: Read as '0'

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPTMRS	P4TSE	P4TSEL<1:0> P3TSEL			C2TSE	L<1:0>	C1TSE	EL<1:0>	260
PR2	Timer2 module Period Register								256
PWM3CON	PWM3EN	_	PWM3OUT	PWM3POL	_	_	_	_	167
PWM3DCH	PWM3DCH<7:0>								
PWM3DCL	PWM3DCL<7:6> —			_	_	_	_	_	168
PWM4CON	PWM4EN	_	PWM4OUT	PWM4POL	_	_	_	_	167
PWM4DCH				PWM4D0	CH<7:0>				168
PWM4DCL	PWM4D	CL<7:6>	_	_	_	_	_	_	168
RxyPPS	—	_	_			RxyPPS<4:0>			140
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	258
TMR2				Timer2 modu	ule Register				256

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

REGISTER 18-12: COGxBLKR: COG RISING EVENT BLANKING COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
			GxBLKR<5:0>						
bit 7							bit 0		
Legend:									
R = Readable	lable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkr	x = Bit is unknown -n/n = Value at POR and BOR/Value at a			R/Value at all c	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition					

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0

GxBLKR<5:0>: Rising Event Blanking Count Value bits

= Number of COGx clock periods to inhibit falling event inputs

REGISTER 18-13: COGxBLKF: COG FALLING EVENT BLANKING COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
		GxBLKF<5:0>						
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 GxBLKF<5:0>: Falling Event Blanking Count Value bits

= Number of COGx clock periods to inhibit rising event inputs

19.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- · Data gating
- Logic function selection
- · Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

19.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 19-2. Data inputs in the figure are identified by a generic numbered input name.

Table 19-1 correlates the generic input name to the actual signal for each CLC module. The column labeled lcxdy indicates the MUX selection code for the selected data input. DxS is an abbreviation for the MUX select input codes: LCxD1S<4:0> through LCxD4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 19-3 through Register 19-6).

Note: Data selections are undefined at power-up.

TABLE 19-1: CLCx DATA INPUT SELECTION

Data Input	lcxdy DxS	CLCx
LCx_in[31]	11111	Fosc
LCx_in[30]	11110	HFINTOSC
LCx_in[29]	11101	LFINTOSC
LCx_in[28]	11100	ADC FRC
LCx_in[27]	11011	IOCIF set signal (bit?)
LCx_in[26]	11010	T2_match
LCx_in[25]	11001	T1_overflow
LCx_in[24]	11000	T0_overflow
LCx_in[23]	10111	T6_match
LCx_in[22]	10110	T4_match
LCx_in[21]	10101	DT from EUSART
LCx_in[20]	10100	TX/CK from EUSART
LCx_in[19]	10011	ZCDx_out from Zero-Cross Detect
LCx_in[18]	10010	SDO from MSSP
LCx_in[17]	10001	Reserved
LCx_in[16]	10000	SCK from MSSP
LCx_in[15]	01111	PWM4_out
LCx_in[14]	01110	PWM3_out
LCx_in[13]	01101	CCP2 output
LCx_in[12]	01100	CCP1 output
LCx_in[11]	01011	COG1B
LCx_in[10]	01010	COG1A
LCx_in[9]	01001	C2OUT
LCx_in[8]	01000	C1OUT
LCx_in[7]	00111	Reserved
LCx_in[6]	00110	LC3_out from the CLC3
LCx_in[5]	00101	LC2_out from the CLC2
LCx_in[4]	00100	LC1_out from the CLC1
LCx_in[3]	00011	CLCIN3 pin input selected in CLCIN3PPS register
LCx_in[2]	00010	CLCIN2 pin input selected in CLCIN2PPS register
LCx_in[1]	00001	CLCIN1 pin input selected in CLCIN1PPS register
LCx_in[0]	00000	CLCIN0 pin input selected in CLCIN0PPS register

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha		x = Bit is unkr		•	at POR and BO		ther Resets
'1' = Bit is set		'0' = Bit is cle					
bit 7		Sate 2 Data 4 1	,	rted) bit			
		gated into lcxg not gated into					
bit 6		Gate 2 Data 4	•	ted) bit			
		gated into Icx					
	0 = Icxd4N is	not gated into	lcxg2				
bit 5		Gate 2 Data 3 1		rted) bit			
		gated into lcxg	•				
bit 4		not gated into	•	tod) bit			
DIL 4		Gate 2 Data 3		ted) bit			
		not gated into					
bit 3		Gate 2 Data 2 1		rted) bit			
	1 = Icxd2T is	gated into lcxg	j2				
	0 = Icxd2T is	not gated into	lcxg2				
bit 2	LCxG2D2N:	Gate 2 Data 2	Negated (inver	ted) bit			
		gated into lcx	•				
		not gated into	•				
bit 1		Gate 2 Data 1 True (non-inverted) bit					
		gated into lcxg not gated into					
bit 0		Gate 2 Data 1	•	rted) bit			
		gated into lcx	•				
		not gated into					

REGISTER 19-8: CLCxGLS1: GATE 2 LOGIC SELECT REGISTER

25.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 25-1 displays the Timer1 enable selections.

TABLE 25-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

25.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 25-2 displays the clock source selections.

25.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1
 gate
- · C1 or C2 comparator input to Timer1 gate

25.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.


When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI, which can be synchronized to the microcontroller system clock or can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - · Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 25-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	T10SCEN	Clock Source			
11	х	LFINTOSC			
10	0	External Clocking on T1CKI Pin			
01	x	System Clock (Fosc)			
00	x	Instruction Clock (Fosc/4)			



28.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I^2C SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 28-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 28-40 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module


clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 28-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.



$$FCLOCK = \frac{Fosc}{(SSPxADD + 1)(4)}$$

FIGURE 28-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 28-4: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical specifications in Table 32-4 to ensure the system is designed to support IOL requirements.

= Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive ma	terrupt when a all address dis cknowledge St dge was not re dge was recei	nown eared e bit (in I ² C Sla general call a sabled atus bit (in I ² C eceived	-n/n = Value a HC = Cleared ve mode only) ddress (0x00 c	PEN mented bit, read at POR and BO d by hardware or 00h) is receiv	R/Value at all c S = User set				
CEN: Gene = Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive mo	x = Bit is unki '0' = Bit is cle ral Call Enable terrupt when a call address dis cknowledge St dge was not re dge was receiv	nown eared e bit (in I ² C Sla general call a sabled atus bit (in I ² C eceived	-n/n = Value a HC = Cleared ve mode only) ddress (0x00 c	at POR and BO d by hardware	R/Value at all c S = User set	other Resets			
CEN: Gene = Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive mo	x = Bit is unki '0' = Bit is cle ral Call Enable terrupt when a call address dis cknowledge St dge was not re dge was receiv	nown eared e bit (in I ² C Sla general call a sabled atus bit (in I ² C eceived	-n/n = Value a HC = Cleared ve mode only) ddress (0x00 c	at POR and BO d by hardware	R/Value at all c S = User set				
CEN: Gene = Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive mo	x = Bit is unki '0' = Bit is cle ral Call Enable terrupt when a call address dis cknowledge St dge was not re dge was receiv	nown eared e bit (in I ² C Sla general call a sabled atus bit (in I ² C eceived	-n/n = Value a HC = Cleared ve mode only) ddress (0x00 c	at POR and BO d by hardware	R/Value at all c S = User set				
CEN: Gene = Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive mo	x = Bit is unki '0' = Bit is cle ral Call Enable terrupt when a call address dis cknowledge St dge was not re dge was receiv	nown eared e bit (in I ² C Sla general call a sabled atus bit (in I ² C eceived	-n/n = Value a HC = Cleared ve mode only) ddress (0x00 c	at POR and BO d by hardware	R/Value at all c S = User set				
CEN: Gene = Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive mo	'0' = Bit is cle ral Call Enable terrupt when a call address dis cknowledge St dge was not re dge was recei	e bit (in I ² C SIa general call a sabled atus bit (in I ² C eceived	HC = Cleared ve mode only) ddress (0x00 c	d by hardware	S = User set				
= Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive ma	ral Call Enable terrupt when a call address dis cknowledge St dge was not re dge was receir	e bit (in I ² C Sla general call a sabled atus bit (in I ² C eceived	ve mode only) ddress (0x00 c			SR.			
= Enable in = General c CKSTAT: Ac = Acknowle = Acknowle CKDT: Ackr Receive ma	terrupt when a all address dis cknowledge St dge was not re dge was recei	general call a sabled atus bit (in l ² C eceived	ddress (0x00 d		ed in the SSPS	۶R			
= Acknowle = Acknowle CKDT: Ackr Receive me	dge was not re dge was recei	eceived	mode only)						
Receive me	nowledge Data	vea							
	J	bit (in I ² C mod	de only)						
= Not Ackno	tted when the owledge	user initiates a	In Acknowledg	e sequence at t	the end of a rec	ceive			
ACKEN: Acknowledge Sequence Enable bit (in I ² C Master mode only)									
In Master Receive mode:									
Automati	cally cleared b	y hardware.	SDA and S	CL pins, and	transmit ACK	.DT data bit			
	•		mode only)						
= Enables F	Receive mode	•							
EN: Stop Co	ondition Enable	e bit (in I ² C Ma	ster mode only	y)					
= Initiate St	op condition or	_	L pins. Automa	atically cleared i	by hardware.				
RSEN: Repeated Start Condition Enable bit (in I ² C Master mode only) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.									
			le bit						
= Initiate Sta	art condition or	n SDA and SC	L pins. Automa	atically cleared	by hardware.				
= Clock stre	etching is enab		ave transmit ar	nd slave receive	e (stretch enabl	ed)			
	CKEN: Ackin Master Received Initiate A Automati Acknowled CEN: Received Enables F Received Enables F Received EN: Stop Conce CKMSSP Re Initiate State Stop conce SEN: Repeated N: Start Conce Master mode Initiate State Start conce Slave mode Clock strees Clock strees Conce Start Conce Character Start Conce Character Start Conce Character Start Conce Slave mode Clock strees Clock	Master Receive mode: = Initiate Acknowledge Automatically cleared b = Acknowledge sequence CEN: Receive Enable bit (= Enables Receive mode = Receive idle EN: Stop Condition Enable CKMSSP Release Control = Initiate Stop condition of = Stop condition Idle SEN: Repeated Start Con- = Initiate Repeated Start Con- = Initiate Repeated Start condition EN: Start Condition Enable Master mode: = Initiate Start condition of = Start condition Idle Slave mode: = Clock stretching is enable = Clock stretching is disate	 CKEN: Acknowledge Sequence Enable I <u>Master Receive mode:</u> Initiate Acknowledge sequence on Automatically cleared by hardware. Acknowledge sequence idle CEN: Receive Enable bit (in I²C Master I = Enables Receive mode for I²C Receive idle EN: Stop Condition Enable bit (in I²C Ma <u>CKMSSP Release Control:</u> Initiate Stop condition on SDA and SC Stop condition Idle SEN: Repeated Start Condition Enable bit Initiate Repeated Start condition on SI Repeated Start condition Idle EN: Start Condition Enable/Stretch Enab <u>Master mode:</u> Initiate Start condition on SDA and SC Start condition Idle Slave mode: Clock stretching is enabled for both slate Clock stretching is disabled 	 CKEN: Acknowledge Sequence Enable bit (in I²C Masi <u>Master Receive mode:</u> Initiate Acknowledge sequence on SDA and S Automatically cleared by hardware. Acknowledge sequence idle CEN: Receive Enable bit (in I²C Master mode only) Enables Receive mode for I²C Receive idle EN: Stop Condition Enable bit (in I²C Master mode only) CKMSSP Release Control: Initiate Stop condition on SDA and SCL pins. Automa Stop condition Idle SEN: Repeated Start Condition Enable bit (in I²C Master Initiate Repeated Start condition on SDA and SCL pie Repeated Start condition on SDA and SCL pie Repeated Start condition Idle EN: Start Condition Enable/Stretch Enable bit Master mode: Initiate Start condition on SDA and SCL pins. Automa Start condition Idle Slave mode: Clock stretching is enabled for both slave transmit ar Clock stretching is disabled 	 CKEN: Acknowledge Sequence Enable bit (in I²C Master mode only) <u>Master Receive mode:</u> Initiate Acknowledge sequence on SDA and SCL pins, and Automatically cleared by hardware. Acknowledge sequence idle CEN: Receive Enable bit (in I²C Master mode only) Enables Receive mode for I²C Receive idle EN: Stop Condition Enable bit (in I²C Master mode only) CKMSSP Release Control: Initiate Stop condition on SDA and SCL pins. Automatically cleared is Stop condition Idle SEN: Repeated Start Condition Enable bit (in I²C Master mode only) Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared is Repeated Start condition Idle SEN: Repeated Start condition on SDA and SCL pins. Automatical stop condition Enable/Stretch Enable bit Initiate Repeated Start condition on SDA and SCL pins. Automatical start condition Idle EN: Start Condition Enable/Stretch Enable bit Master mode: Initiate Start condition on SDA and SCL pins. Automatically cleared Start Condition Enable/Stretch Enable bit Master mode: Initiate Start condition on SDA and SCL pins. Automatically cleared Start condition Idle Slave mode: Clock stretching is enabled for both slave transmit and slave receives Clock stretching is disabled 	 CKEN: Acknowledge Sequence Enable bit (in I²C Master mode only) <u>Master Receive mode:</u> Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACK Automatically cleared by hardware. Acknowledge sequence idle CEN: Receive Enable bit (in I²C Master mode only) Enables Receive mode for I²C Receive idle EN: Stop Condition Enable bit (in I²C Master mode only) CKMSSP Release Control: Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware. Stop condition Idle SEN: Repeated Start Condition Enable bit (in I²C Master mode only) Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. Start Condition Enable/Stretch Enable bit Master mode: Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. Start Condition Enable/Stretch Enable bit Master mode: Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. Start Condition Idle Start condition Idle Start condition on SDA and SCL pins. Automatically cleared by hardware. Start condition Idle Start condition Idle Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. Start condition Idle <			

REGISTER 28-3: SSP1CON2: SSP CONTROL REGISTER 2⁽¹⁾

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).






TABLE 29-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—		ANSA4	—	ANSA2	ANSA1	ANSA0	122
ANSELB ⁽¹⁾	—	_	ANSB5	ANSB4	_	_		_	128
ANSELC	ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	ANSC5 ⁽²⁾	ANSC4 ⁽²⁾	ANSC3	ANSC2	ANSC1	ANSC0	133
BAUD1CON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	336
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	85
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	86
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
RC1STA	SPEN	RX9	SREN	CREN	ADDEN FERR		OERR	RX9D	335
RxyPPS	— — — RxyPPS<4:0>							140	
SP1BRGL				BRG<	:7:0>				337*
SP1BRGH				BRG<	15:8>				337*
TRISA	—	_	TRISA5	TRISA4	(3)	TRISA2	TRISA1	TRISA0	121
TRISB ⁽²⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	—	127
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	132
TX1REG	EUSART Transmit Data Register							326*	
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	334

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

Note 1: PIC16(L)F1708 only.

2: PIC16(L)F1704 only.

3: Unimplemented, read as '1'.






FIGURE 30-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING




TABLE 32-12:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--------------	---

Standar	d Operating	Conditions (u	nless otherwis	e stated)					
Param. No.	Sym.		Characteristic		Min.	Тур.†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High I	Pulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
41*	TT0L	T0CKI Low F	Pulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or (Tcy + 40)*N	—	—	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 Tcy + 20	—		ns	
			Synchronous, with Prescaler		15	—		ns	
			Asynchronous		30	—		ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	—		ns	
			Synchronous, with Prescaler		15	—		ns	
			Asynchronous		30	—		ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or (Tcy + 40)*N	—	_	ns	
			Asynchronous		60	—		ns	
48	F⊤1		ator Input Frequabled by setting	, ,	32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ed	2 Tosc	—	7 Tosc	—	Timers in Sync mode	

* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 32-12: CLC PROPAGATION TIMING




TABLE 32-14: CONFIGURATION LOGIC CELL (CLC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
CLC01*	TCLCIN	CLC input pin (CKCxIN[n]) to CKC module input select (LCx_in[n]) propagation time	-	7	OS17	ns	(Note 1)	
CLC02*	TCLC	CLC module input to output progagation time		24 12	-	ns ns	VDD = 1.8V VDD > 3.6V	
CLC03*	TCLCOUT	CLC output time Rise Time	_	OS18	_	—	(Note 2)	
		Fall Time	_	OS19	_	—	(Note 2)	
CLC04*	FCLCMAX	CLC maximum switching frequency	—	45		MHz		

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: I/O setup delay.

*

2: See Table 32-10 for OS17, OS18 and OS19 rise and fall times.

33.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 33-7: IDD, EC Oscillator, Low-Power Mode, Fosc = 32 MHz. PIC16LF1704/8 Only.




FIGURE 33-8: IDD, EC Oscillator, Low-Power Mode, Fosc = 32 MHz. PIC16F1704/8 Only.




FIGURE 33-9: IDD, EC Oscillator, Low-Power Mode, Fosc = 500 kHz. PIC16LF1704/8 Only.




FIGURE 33-10: IDD, EC Oscillator, Low-Power Mode, Fosc = 500 kHz. PIC16F1704/8 Only.




FIGURE 33-11: IDD Typical, EC Oscillator, Medium-Power Mode. PIC16LF1704/8 Only.




FIGURE 33-12: IDD Maximum, EC Oscillator, Medium-Power Mode. PIC16LF1704/8 Only.

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 33-37: IPD, Fixed Voltage Reference (FVR). PIC16LF1704/8 Only.




FIGURE 33-38: IPD, Fixed Voltage Reference (FVR). PIC16F1704/8 Only.




FIGURE 33-39: IPD, Brown-out Reset (BOR), BORV = 1. PIC16LF1704/8 Only.




FIGURE 33-40: IPD, Brown-out Reset (BOR), BORV = 1. PIC16F1704/8 Only.




FIGURE 33-41: IPD, Low-Power Brown-out Reset, LPBOR = 0. PIC16LF1704/8 Only.




FIGURE 33-42: IPD, Low-Power Brown-out Reset, LPBOR = 0. PIC16F1704/8 Only.