

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 18 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 12x10b; D/A 1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-VFQFN Exposed Pad |
| Supplier Device Package | 20-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f1708-i-ml |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Addr | Name | | | | | I | | | | | |
|-------------|-----------------------|-------------|-------|-------|-------|-------|-------------|-------|-------|----------------------|---------------------------------|
| | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Bank | 29 | | | | | | | | | | |
| E8Ch | | | | | | | | | | | |
| E8Fh | _ | Unimplement | ed | | | | | | | _ | _ |
| E90h | RA0PPS | _ | _ | _ | | | RA0PPS<4:0 | > | | 0 0000 | u uuuu |
| E91h | RA1PPS | _ | _ | _ | | | RA1PPS<4:02 | > | | 0 0000 | u uuuu |
| E92h | RA2PPS | _ | _ | _ | | | RA2PPS<4:02 | > | | 0 0000 | u uuuu |
| E93h - | | Unimplement | ed | | | | | | | _ | — |
| E94h | RA4PPS | _ | _ | _ | | | RA4PPS<4:0 | > | | 0 0000 | u uuuu |
| E95h | RA5PPS | _ | _ | _ | | | RA5PPS<4:0 | > | | 0 0000 | u uuuu |
| E96h - | _ | Unimplement | ed | | | | | | | _ | — |
| E97h - | _ | Unimplement | ed | | | | | | | — | — |
| E98h - | _ | Unimplement | ed | | | | | | | — | — |
| E99h - | _ | Unimplement | ed | | | | | | | — | — |
| E9Ah - | _ | Unimplement | ed | | | | | | | _ | — |
| E9Bh - | _ | Unimplement | ed | | | | | | | _ | — |
| E9Ch | RB4PPS ⁽³⁾ | _ | _ | _ | | | RB4PPS<4:0 | > | | 0 0000 | u uuuu |
| E9Dh | RB5PPS ⁽³⁾ | _ | _ | _ | | | RB5PPS<4:0 | > | | 0 0000 | u uuuu |
| E9Eh | RB6PPS ⁽⁴⁾ | _ | _ | _ | | | RB6PPS<4:0 | > | | 0 0000 | u uuuu |
| E9Fh | RB7PPS ⁽³⁾ | _ | _ | _ | | | RB7PPS<4:0 | > | | 0 0000 | u uuuu |
| EA0h | RC0PPS | _ | _ | _ | | | RC0PPS<4:0 | > | | 0 0000 | u uuuu |
| EA1h | RC1PPS | _ | _ | _ | | | RC1PPS<4:0 | > | | 0 0000 | u uuuu |
| EA2h | RC2PPS | _ | _ | _ | | | RC2PPS<4:0 | > | | 0 0000 | u uuuu |
| EA3h | RC3PPS | _ | _ | _ | | | RC3PPS<4:0 | > | | 0 0000 | u uuuu |
| EA4h | RC4PPS | _ | _ | _ | | | RC4PPS<4:0 | > | | 0 0000 | u uuuu |
| EA5h | RC5PPS | _ | _ | _ | | | RC5PPS<4:0 | > | | 0 0000 | u uuuu |
| EA6h | RC6PPS ⁽⁴⁾ | _ | _ | _ | | | RC6PPS<4:0 | > | | 0 0000 | u uuuu |
| EA7h | RC7PPS ⁽⁴⁾ | _ | _ | _ | | | RC7PPS<4:0 | > | | 0 0000 | u uuuu |
| EA8h | | | | | | | | | | | |
| — EEFh - | _ | Unimplement | ed | | | | | | | _ | _ |

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

PIC16(L)F1704 only. 2:

3:

PIC16(L)F1708 only. Unimplemented on PIC16LF1704/8. 4:

| IGURE 6-7: | INTERNAL OSCILLATOR SWITCH TIMING |
|---|--|
| MUNICISIO/ MUNICISIO HFINTOSC/ MUNICISIO LFINTOSC | LEINTOGO (FBCM and WDY disables d) |
| IRCF <3:0> | $\neq 0$ $= 0$ |
| System Clock | |
| HEINTOSCI HEINTOSCI MEINTOSCI LFINTOSC | |
| IRCF <3:0> | ≠ 0 X = 0 |
| System Clock | |
| CHINTOSC | ISTREMOSCARTINETORO ISTREMOSCARTINETORO ISTREMOSCARTINE OF FLOM is employed ISTREMOSCARTINE OF FLOM ISTREMOSCARTINE OF FLOM ISTREMOSCART ISTRE |
| HERRESSO MEDNYCER: | |
| 880,8 ×363× | 2-5-X X X |
| System Clock | |
| Noth: See | Table 6-1 for more information. |

REGISTER 13-7: IOCCP: INTERRUPT-ON-CHANGE PORTC POSITIVE EDGE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | |
|---|-----------------------|-------------------|---|--------------|-------------------|---------|---------|--|
| IOCCP7 ⁽¹⁾ | IOCCP6 ⁽¹⁾ | IOCCP5 | IOCCP4 | IOCCP3 | IOCCP2 | IOCCP1 | IOCCP0 | |
| bit 7 | • | • | • | | | • | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable b | bit | W = Writable b | oit | U = Unimplem | ented bit, read a | as 'O' | | |
| u = Bit is unchanged x = Bit is unknown | | own | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | red | | | | | |

bit 7-0

IOCCP<7:0>: Interrupt-on-Change PORTC Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

Note 1: PIC16(L)F1708 only.

REGISTER 13-8: IOCCN: INTERRUPT-ON-CHANGE PORTC NEGATIVE EDGE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-----------------------|-----------------------|---------|---------|---------|---------|---------|---------|
| IOCCN7 ⁽¹⁾ | IOCCN6 ⁽¹⁾ | IOCCN5 | IOCCN4 | IOCCN3 | IOCCN2 | IOCCN1 | IOCCN0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0

IOCCN<7:0>: Interrupt-on-Change PORTC Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

Note 1: PIC16(L)F1708 only.

REGISTER 13-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

| R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 | R/W/HS-0/0 |
|-----------------------|-----------------------|------------|------------|------------|------------|------------|------------|
| IOCCF7 ⁽¹⁾ | IOCCF6 ⁽¹⁾ | IOCCF5 | IOCCF4 | IOCCF3 | IOCCF2 | IOCCF1 | IOCCF0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | HS - Bit is set in hardware |

bit 7-0

IOCCF<7:0>: Interrupt-on-Change PORTC Flag bits

- 1 = An enabled change was detected on the associated pin.
 - Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.
- 0 = No change was detected, or the user cleared the detected change.

Note 1: PIC16(L)F1708 only.

18.13 Register Definitions: COG Control

REGISTER 18-1: COGxCON0: COG CONTROL REGISTER 0

| R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|------------------|---|---|-----------------|-------------------|-----------------|-------------------|--------------|--|--|--|
| GxEN | GxLD | - GxCS | | CS<1:0> GxMD<2:0> | | | | | | |
| bit 7 | | | | | | | bit C | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, rea | d as '0' | | | | |
| u = Bit is unch | nanged | x = Bit is unki | nown | -n/n = Value a | at POR and BC | OR/Value at all o | ther Resets | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | q = Value de | pends on cond | tion | | | | |
| | | | | | | | | | | |
| bit 7 | GxEN: COG | x Enable bit | | | | | | | | |
| | 1 = Module is enabled | | | | | | | | | |
| | 0 = Module i | | | | | | | | | |
| bit 6 | GxLD: COGx Load Buffers bit 1 = Phase, blanking, and dead-band buffers to be loaded with register values on next input events | | | | | | | | | |
| | | to buffer transf | | | d with register | values on next i | input events | | | |
| bit 5 | Unimplemer | ted: Read as ' | 0' | | | | | | | |
| bit 4-3 | GxCS<1:0>: | COGx Clock S | election bits | | | | | | | |
| | 11 = Reserved. Do not use. | | | | | | | | | |
| | 10 = COG_clock is HFINTOSC (stays active during Sleep) 01 = COG_clock is Fosc | | | | | | | | | |
| | | CIOCK IS FOSC | | | | | | | | |
| bit 2-0 | _ | COGx Mode S | Selection bits | | | | | | | |
| 5112 0 | | | | | | | | | | |
| | | 11x = Reserved. Do not use.101 = COG outputs operate in Push-Pull mode | | | | | | | | |
| | 100 = COG | outputs operate | e in Half-Bridg | e mode | | | | | | |
| | | outputs operate | | | | | | | | |
| | | outputs operate outputs operate | | | | | | | | |
| | | outputs operate | | | | | | | | |
| | | | | | | | | | | |

20.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
 - Disable weak pull-ups either globally (Refer to the OPTION_REG register) or individually (Refer to the appropriate WPUx register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 20.4 "ADC Acquisition Requirements".

EXAMPLE 20-1: ADC CONVERSION

;This code block configures the ADC ; for polling, Vdd and Vss references, FRC ;oscillator and ANO input. ;Conversion start & polling for completion ; are included. BANKSEL ADCON1 ; B'11110000' ;Right justify, FRC MOVLW ;oscillator MOVWF ADCON1 ;Vdd and Vss Vref BANKSEL TRISA ; BSF TRISA,0 ;Set RA0 to input BANKSEL ANSEL ; BSF ANSEL,0 ;Set RA0 to analog BANKSEL WPUA BCF wpua,0 ;Disable weak ;pull-up on RA0 BANKSEL ADCON0 B'00000001' ;Select channel AN0 MOVLW MOVWF ADCON0 ; Turn ADC On CALL SampleTime ;Acquisiton delay BSF ADCON0, ADGO ;Start conversion ADCON0, ADGO ; Is conversion done? BTFSC GOTO \$-1 ;No, test again BANKSEL ADRESH ; ADRESH,W ;Read upper 2 bits MOVF RESULTHI ;store in GPR space MOVWE BANKSEL ADRESL ; MOVF ADRESL,W ;Read lower 8 bits MOVWF RESULTLO ;Store in GPR space

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | | |
|-----------------|---|------------------------|-------------------|------------------|------------------|---------------------------------------|-------------|--|--|
| | TRIGSE | EL<3:0> ⁽¹⁾ | | _ | _ | _ | _ | | |
| bit 7 | | | | | | · · · · · · · · · · · · · · · · · · · | bit 0 | | |
| Legend: | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimplen | nented bit, read | 1 as '0' | | | |
| u = Bit is und | changed | x = Bit is unk | nown | -n/n = Value a | at POR and BO | R/Value at all c | ther Resets | | |
| '1' = Bit is se | • | '0' = Bit is cle | ared | | | | | | |
| | | | | | | | | | |
| bit 7-4 | TRIGSEL<3 | :0>: Auto-Conv | ersion Triager | Selection bits(1 |) | | | | |
| | TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits ⁽¹⁾ 0000 = No auto-conversion trigger selected | | | | | | | | |
| | 0001 = CC | | r ingger eereet | 00 | | | | | |
| | 0010 = CC | P2 | | | | | | | |
| | 0011 = Time | er0 – T0 overflo | _{DW} (2) | | | | | | |
| | | er1 – T1 overflo | | | | | | | |
| | 0101 = Time | er2 – T2_match | | | | | | | |
| | | nparator C1 – C | | | | | | | |
| | 0111 = Con | nparator C2 – C | 2OUT_sync | | | | | | |
| | | C1 – LC1_out | | | | | | | |
| | | C2 – LC2_out | | | | | | | |
| | | C3 – LC3_out | | | | | | | |
| | 1011 = Res | | | | | | | | |
| | | er4 – T4_match | | | | | | | |
| | | er6 – T6_match | ו | | | | | | |
| | 1110 = Res | | | | | | | | |
| | 1111 = Res | | | | | | | | |
| bit 3-0 | Unimpleme | nted: Read as | 0' | | | | | | |
| Note 1: ⊤ | his is a rising ed | dge sensitive in | out for all sour | ces. | | | | | |

REGISTER 20-3: ADCON2: ADC CONTROL REGISTER 2

- This is a rising edge sensitive input for all sources. Note 1:
 - 2: Signal also sets its corresponding interrupt flag.

22.0 8-BIT DIGITAL-TO-ANALOG CONVERTER (DAC1) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 256 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- · ADC input channel
- DAC1OUT1 pin
- DAC1OUT2 pin

The Digital-to-Analog Converter (DAC) is enabled by setting the DAC1EN bit of the DAC1CON0 register.

EQUATION 22-1: DAC OUTPUT VOLTAGE

$$\frac{IF \ DACIEN = 1}{Vout}$$

$$Vout = \left((Vsource+ - Vsource-) \times \frac{DACIR[7:0]}{2^8} \right) + Vsource-$$

$$Vsource+ = VDD, \ Vref, \ or \ FVR \ BUFFER \ 2$$

$$Vsource- = Vss$$

22.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 32-19: Digital-to-Analog Converter (DAC) Specifications.

22.3 DAC Voltage Reference Output

The DAC voltage can be output to the DAC1OUT1 and DAC1OUT2 pins by setting the respective DAC1OE1 and DAC1OE2 bits of the DAC1CON0 register. Selecting the DAC voltage for output on either DAC1OUTx pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DAC1OUTx pin when it has been configured for DAC voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage output for external connections to either DAC1OUTx pin. Figure 22-2 shows an example buffering technique.

22.1 Output Voltage Selection

The DAC has 256 voltage level ranges. The 256 levels are set with the DAC1R<7:0> bits of the DAC1CON1 register.

The DAC output voltage is determined by Equation 22-1:

25.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- · Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 25-1 is a block diagram of the Timer1 module.




FIGURE 25-1: TIMER1 BLOCK DIAGRAM

29.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

| Note: | The TSR register is not mapped in data |
|-------|---|
| | memory, so it is not available to the user. |

29.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 29.1.2.7** "Address **Detection**" for more information on the Address mode.

29.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 29.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.




FIGURE 29-3: ASYNCHRONOUS TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|-----------------------|-----------------------|-----------------------|----------|-------------|--------------|------------|--------|--------|---------------------|
| ANSELA | — | _ | | ANSA4 | | ANSA2 | ANSA1 | ANSA0 | 122 |
| ANSELB ⁽¹⁾ | — | — | ANSB5 | ANSB4 | _ | _ | _ | _ | 128 |
| ANSELC | ANSC7 ⁽¹⁾ | ANSC6 ⁽¹⁾ | ANSC5(2) | ANSC4(2) | ANSC3 | ANSC2 | ANSC1 | ANSC0 | 133 |
| BAUD1CON | ABDOVF | RCIDL | - | SCKP | BRG16 | — | WUE | ABDEN | 336 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 85 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 86 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 89 |
| RC1REG | | | EUS | SART Receiv | e Data Regis | ter | | | 329* |
| RC1STA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 335 |
| RxyPPS | _ | _ | _ | | ſ | RxyPPS<4:0 | > | | 140 |
| SP1BRGL | | | | BRG< | 7:0> | | | | 337 |
| SP1BRGH | | | | BRG< | 15:8> | | | | 337 |
| TRISA | — | _ | TRISA5 | TRISA4 | _(3) | TRISA2 | TRISA1 | TRISA0 | 121 |
| TRISB ⁽¹⁾ | TRISB7 | TRISB6 | TRISB5 | TRISB4 | _ | — | — | — | 127 |
| TRISC | TRISC7 ⁽¹⁾ | TRISC6 ⁽¹⁾ | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISA0 | 132 |
| TX1STA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 334 |

TABLE 29-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception.

* Page provides register information.

Note 1: PIC16(L)F1708 only.

2: PIC16(L)F1704 only.

3: Unimplemented, read as '1'.

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | R-0/0 | | | |
|------------------|--|------------------------------------|----------------|----------------|------------------|------------------|-------------|--|--|--|
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | | | |
| bit 7 | | | | | | | bit C | | | |
| <u> </u> | | | | | | | | | | |
| Legend: | | | | | | (2) | | | | |
| R = Readable | | W = Writable | | - | nented bit, read | | | | | |
| u = Bit is unch | anged | x = Bit is unki | | -n/n = Value a | at POR and BO | R/Value at all o | ther Resets | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | | | |
| bit 7 | SDEN. Sorial | Port Enable bi | + | | | | | | | |
| | 1 = Serial po | | L | | | | | | | |
| | | rt disabled (he | ld in Reset) | | | | | | | |
| bit 6 | - | ceive Enable I | - | | | | | | | |
| | 1 = Selects 9 | | | | | | | | | |
| | 0 = Selects 8 | • | | | | | | | | |
| bit 5 | SREN: Single | Receive Enal | ole bit | | | | | | | |
| | Asynchronous | <u>s mode</u> : | | | | | | | | |
| | Don't care | | | | | | | | | |
| | Synchronous mode – Master: | | | | | | | | | |
| | 1 = Enables single receive | | | | | | | | | |
| | 0 = Disables single receive | | | | | | | | | |
| | This bit is cleared after reception is complete. <u>Synchronous mode – Slave</u> | | | | | | | | | |
| | Don't care | | | | | | | | | |
| bit 4 | | nuous Receive | Enable bit | | | | | | | |
| | Asynchronous | | | | | | | | | |
| | - | 1 = Enables receiver | | | | | | | | |
| | 0 = Disables receiver | | | | | | | | | |
| | Synchronous mode: | | | | | | | | | |
| | 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive | | | | | | | | | |
| bit 3 | ADDEN: Add | ress Detect Er | able bit | | | | | | | |
| | Asynchronous mode 9-bit (RX9 = 1): | | | | | | | | | |
| | 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set | | | | | | | | | |
| | 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit | | | | | | | | | |
| | • | Asynchronous mode 8-bit (RX9 = 0): | | | | | | | | |
| | Don't care | | | | | | | | | |
| bit 2 | FERR: Frami | - | | | | | | | | |
| | 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error | | | | | | | | | |
| bit 1 | OERR: Overr | un Error bit | | | | | | | | |
| | 1 = Overrun = 0 $0 = No overru$ | | leared by clea | ring bit CREN) | 1 | | | | | |
| bit 0 | | | | | | | | | | |
| bit 0 | RX9D: Ninth I | oit of Received | Data | | | | | | | |

REGISTER 29-2: RC1STA: RECEIVE STATUS AND CONTROL REGISTER

| | | | | SYNC = 0 | , BRGH | = 1, BRG16 | = 1 or SY | ′NC = 1, | BRG16 = 1 | | | |
|--------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|
| BAUD | Foso | : = 32.00 | 0 MHz | Fosc | = 20.00 | 0 MHz | Fosc | : = 18.43 | 2 MHz | Fosc | = 11.059 | 92 MHz |
| RATE | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | 300.0 | 0.00 | 26666 | 300.0 | 0.00 | 16665 | 300.0 | 0.00 | 15359 | 300.0 | 0.00 | 9215 |
| 1200 | 1200 | 0.00 | 6666 | 1200 | -0.01 | 4166 | 1200 | 0.00 | 3839 | 1200 | 0.00 | 2303 |
| 2400 | 2400 | 0.01 | 3332 | 2400 | 0.02 | 2082 | 2400 | 0.00 | 1919 | 2400 | 0.00 | 1151 |
| 9600 | 9604 | 0.04 | 832 | 9597 | -0.03 | 520 | 9600 | 0.00 | 479 | 9600 | 0.00 | 287 |
| 10417 | 10417 | 0.00 | 767 | 10417 | 0.00 | 479 | 10425 | 0.08 | 441 | 10433 | 0.16 | 264 |
| 19.2k | 19.18k | -0.08 | 416 | 19.23k | 0.16 | 259 | 19.20k | 0.00 | 239 | 19.20k | 0.00 | 143 |
| 57.6k | 57.55k | -0.08 | 138 | 57.47k | -0.22 | 86 | 57.60k | 0.00 | 79 | 57.60k | 0.00 | 47 |
| 115.2k | 115.9k | 0.64 | 68 | 116.3k | 0.94 | 42 | 115.2k | 0.00 | 39 | 115.2k | 0.00 | 23 |

TABLE 29-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

| | | | | SYNC = 0 | , BRGH | = 1, BRG16 | = 1 or SY | ′NC = 1, | BRG16 = 1 | | | |
|--------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|
| BAUD | Fos | c = 8.000 |) MHz | Fos | c = 4.000 |) MHz | Fosc | = 3.686 | 4 MHz | Fos | c = 1.000 |) MHz |
| RATE | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | 300.0 | 0.00 | 6666 | 300.0 | 0.01 | 3332 | 300.0 | 0.00 | 3071 | 300.1 | 0.04 | 832 |
| 1200 | 1200 | -0.02 | 1666 | 1200 | 0.04 | 832 | 1200 | 0.00 | 767 | 1202 | 0.16 | 207 |
| 2400 | 2401 | 0.04 | 832 | 2398 | 0.08 | 416 | 2400 | 0.00 | 383 | 2404 | 0.16 | 103 |
| 9600 | 9615 | 0.16 | 207 | 9615 | 0.16 | 103 | 9600 | 0.00 | 95 | 9615 | 0.16 | 25 |
| 10417 | 10417 | 0 | 191 | 10417 | 0.00 | 95 | 10473 | 0.53 | 87 | 10417 | 0.00 | 23 |
| 19.2k | 19.23k | 0.16 | 103 | 19.23k | 0.16 | 51 | 19.20k | 0.00 | 47 | 19.23k | 0.16 | 12 |
| 57.6k | 57.14k | -0.79 | 34 | 58.82k | 2.12 | 16 | 57.60k | 0.00 | 15 | — | _ | _ |
| 115.2k | 117.6k | 2.12 | 16 | 111.1k | -3.55 | 8 | 115.2k | 0.00 | 7 | — | | — |

29.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge at which time the RCIDL bit will be set. If the RCREG is read after the overflow occurs but before the fifth rising edge, then the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an Overflow condition will prevent proper detection of the sync character fifth rising edge. If any falling edges of the sync character have not yet occurred when the ABDEN bit is cleared, then those will be falsely detected as Start bits. The following steps are recommended to clear the Overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero, then wait for RCIF and repeat step 1.
- 3. Clear the ABDOVF bit.

29.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 29-7), and asynchronously if the device is in Sleep mode (Figure 29-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

29.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

29.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

29.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

29.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

29.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

29.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

- 29.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 29.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

29.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

| Note: | If the RX/DT function is on an analog pin, | | | | |
|-------|--|--|--|--|--|
| | the corresponding ANSEL bit must be | | | | |
| | cleared for the receiver to function. | | | | |

29.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

29.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters

will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

29.5.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

29.5.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

^{© 2013-2015} Microchip Technology Inc.

| BCF | Bit Clear f |
|------------------|---|
| Syntax: | [<i>label</i>] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | 0 → (f) |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|---|
| Syntax: | [label] BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

| BRA | Relative Branch | BTFSS |
|------------------|---|----------------|
| Syntax: | [label] BRA label | Syntax: |
| | [<i>label</i>]BRA \$+k | Operands: |
| Operands: | -256 \leq label - PC + 1 \leq 255 | |
| | $-256 \le k \le 255$ | Operation: |
| Operation: | $(PC) + 1 + k \rightarrow PC$ | Status Affecte |
| Status Affected: | None | Description: |
| Description: | Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range. | |

| BTFSS | Bit Test f, Skip if Set |
|------------------|---|
| Syntax: | [label] BTFSS f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. |

BRW Relative Branch with W Syntax: [/abe/]BRW Operands: None

| Operands: | None |
|------------------|---|
| Operation: | $(PC) + (W) \to PC$ |
| Status Affected: | None |
| Description: | Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruction. |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [label]BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f \le b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

34.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

34.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradeable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

34.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

34.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

34.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

34.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


34.12 Third-Party Development Tools


Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-087C Sheet 1 of 2

THE MICROCHIP WEB SITE

Microchip provides online support via our web site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support