



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1708t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IADLE J-											
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BORCON	SBOREN	BORFS		_	—	_	_	BORRDY	56		
PCON	STKOVF	STKUNF		RWDT	RMCLR	RI	POR	BOR	60		
STATUS	_	_		TO	PD	Z	DC	С	23		
WDTCON	—	_		V	VDTPS<4:0	>		SWDTEN	100		

TABLE 5-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

TABLE 10-1:FLASH MEMORY
ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)	
PIC16(L)F1704	22	22	
PIC16(L)F1708	32	32	

10.2.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.

PMDATH:PMDATL register pair will hold this value until another read or until it is written to by the user.

Note:	The two instructions following a program
	memory read are required to be NOPS.
	This prevents the user from executing a
	2-cycle instruction on the next instruction
	after the RD bit is set.

FIGURE 10-1:

FLASH PROGRAM MEMORY READ FLOWCHART



PIC16(L)F1704/8

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4: FLASH PROGRAM

MEMORY ERASE FLOWCHART



11.1 **PORTA Registers**

11.1.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 11-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRIS bit will always read as '1'. Example 11-1 shows how to initialize PORTA.

Reading the PORTA register (Register 11-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

DIRECTION CONTROL 11.1.2

The TRISA register (Register 11-2) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

11.1.3 **OPEN-DRAIN CONTROL**

The ODCONA register (Register 11-6) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONA bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONA bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

11.1.4 SLEW RATE CONTROL

The SLRCONA register (Register 11-7) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

11.1.5 INPUT THRESHOLD CONTROL

The INLVLA register (Register 11-8) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 32-4: I/O Ports for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

11.1.6 ANALOG CONTROL

The ANSELA register (Register 11-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

īs

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	—	—	-	—	—	—	—	PPSLOCKED	141
INTPPS	—	—	_			INTPPS<4	:0>		139
TOCKIPPS	—	_	_		-	T0CKIPPS<	4:0>		139
T1CKIPPS	—	_	_		-	T1CKIPPS<	4:0>		139
T1GPPS	_	_	_		T1GPPS<4:0> CCP1PPS<4:0> CCP2PPS<4:0> COGPPS<4:0> SSPCLKPPS<4:0> SSPDATPPS<4:0>				
CCP1PPS	—	—	_		Bit 4Bit 3Bit 2Bit 1Bit 0———PPSLOCKEDINTPPS<4:0>INTPPS<4:0>T1CKIPPS<4:0>T1GPPS<4:0>CCP1PPS<4:0>CCP1PPS<4:0>CCP2PPS<4:0>COGPPS<4:0>CCOGPPS<4:0>SSPDATPPS<4:0>SSPSSPPS<4:0>SSPSSPPS<4:0>CLCIN0PPS<4:0>CLCIN1PPS<4:0>CLCIN1PPS<4:0>CLCIN1PPS<4:0>RA0PPS<4:0>RA1PPS<4:0>RA1PPS<4:0>RA4PPS<4:0>				139
CCP2PPS	—	—	—		T0CKIPPS<4:0> T1CKIPPS<4:0> CCP1PPS<4:0> CCP2PPS<4:0> COGPPS<4:0> SSPCLKPPS<4:0> SSPDATPPS<4:0> SSPSSPPS<4:0> CKPPS<4:0> CLCIN0PPS<4:0> CLCIN1PPS<4:0> CLCIN3PPS<4:0> RA0PPS<4:0>				
COGPPS	—	—	—		COGPPS<4:0> SSPCLKPPS<4:0>				
SSPCLKPPS	—	—	_		SSPCLKPPS<4:0>				
SSPDATPPS	—	—	—		S	SPDATPPS	<4:0>		139
SSPSSPPS	—	—	—		S	SPSSPPS	:4:0>		139
RXPPS	—	—	—			RXPPS<4	0>		139
CKPPS	_	_	_			CKPPS<4	0>		139
CLCIN0PPS	—	—	—		C	LCIN0PPS	<4:0>		139
CLCIN1PPS	—	—	—		C	LCIN1PPS	<4:0>		139
CLCIN2PPS	—	—	—		C	LCIN2PPS	<4:0>		139
CLCIN3PPS	—	_	_		C	LCIN3PPS	<4:0>		139
RA0PPS	—	—	—			RA0PPS<4	:0>		140
RA1PPS	—	—	—			RA1PPS<4	:0>		140
RA2PPS	—	—	—			RA2PPS<4	:0>		140
RA4PPS	—	_	_			RA4PPS<4	:0>		140
RA5PPS	—	—	—			RA5PPS<4	:0>		140
RB4PPS ⁽¹⁾	—	—	—		RA2PPS<4:0> RA4PPS<4:0> RA5PPS<4:0> RB4PPS<4:0> RB5PPS<4:0>				
RB5PPS ⁽¹⁾	—	—	—			RB5PPS<4	:0>		140
RB6PPS ⁽¹⁾	—	_	_			RB6PPS<4	:0>		140
RB7PPS ⁽¹⁾	—	—	—			RB7PPS<4	:0>		140
RC0PPS	—	—	—			RC0PPS<4	:0>		140
RC1PPS	—	—	—			RC1PPS<4	:0>		140
RC2PPS	_	_	_			RC2PPS<4	:0>		140
RC3PPS	—	—	—			RC3PPS<4	:0>		140
RC4PPS			—			RC4PPS<4	:0>		140
RC5PPS	—		—			RC5PPS<4	:0>		140
RC6PPS ⁽¹⁾			—			RC6PPS<4	:0>		140
RC7PPS ⁽¹⁾	—	—	—			RC7PPS<4	:0>		140

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module. Note 1: PIC16(L)F1708 only.

REGISTER 18-12: COGxBLKR: COG RISING EVENT BLANKING COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
				GxBL	(R<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	Bit is clearedq = Value depends on condition				

bit 7-6	Unimplemented:	Read	as	'0'
	•			

bit 5-0

GxBLKR<5:0>: Rising Event Blanking Count Value bits

= Number of COGx clock periods to inhibit falling event inputs

REGISTER 18-13: COGxBLKF: COG FALLING EVENT BLANKING COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
			GxBLKF<5:0>							
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 GxBLKF<5:0>: Falling Event Blanking Count Value bits

= Number of COGx clock periods to inhibit rising event inputs

19.1.5 CLCx SETUP STEPS

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 through CLCxSEL3 registers (See Table 19-1).
- · Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxPOLy bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device pin, set the desired pin PPS control register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register for falling event.
 - Set the CLCxIE bit of the associated PIE registers.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

19.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR registers will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · LCxON bit of the CLCxCON register
- · CLCxIE bit of the associated PIE registers
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the associated PIR registers, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

19.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the CLCxOUT bits in the individual CLCxCON registers.

19.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

19.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7			•				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG2D4T: (Gate 2 Data 4 1	rue (non-inve	rted) bit			
	1 = lcxd4T is	gated into loxo	j2				
h:+ C	0 = 100041 is	not gated into	icxgz	uto al \ la it			
DILO	$1 = \log d4N$ is	Gale 2 Dala 4		ned) bit			
	1 = 10x04N is 0 = 10x04N is	not gated into icx	Jz Icxa2				
bit 5	LCxG2D3T: (Gate 2 Data 3 1	rue (non-inve	rted) bit			
	1 = Icxd3T is	gated into lcxg	j2	,			
	0 = Icxd3T is	not gated into	lcxg2				
bit 4	LCxG2D3N:	Gate 2 Data 3 I	Negated (inve	rted) bit			
	1 = Icxd3N is	gated into lcx	g2				
	0 = lcxd3N is	not gated into	lcxg2				
bit 3	LCxG2D2T: (Jate 2 Data 2 I	rue (non-inve	rted) bit			
	1 = 1CX021 is 0 = 1cxd2T is	gated into icxo	j2 Jexa2				
hit 2		Gate 2 Data 2 I	Negated (inve	rted) hit			
Sit 2	1 = lcxd2N is	aated into Icxo	1090100 (mrve) 12				
	0 = lcxd2N is	not gated into	lcxg2				
bit 1	LCxG2D1T: (Gate 2 Data 1 1	rue (non-inve	rted) bit			
	1 = Icxd1T is	gated into lcxg	j2				
	0 = Icxd1T is	not gated into	lcxg2				
bit 0	LCxG2D1N: (Gate 2 Data 1	Negated (inve	rted) bit			
	1 = lcxd1N is	gated into lcx	j2 Java2				
	v = icxu in is	not gated into	icxgz				

REGISTER 19-8: CLCxGLS1: GATE 2 LOGIC SELECT REGISTER

23.2 ZCD Logic Output

The ZCD module includes a Status bit, which can be read to determine whether the current source or sink is active. The ZCDxOUT bit of the ZCDxCON register is set when the current sink is active, and cleared when the current source is active. The ZCDxOUT bit is affected by the polarity bit.

23.3 ZCD Logic Polarity

The ZCDxPOL bit of the ZCDxCON register inverts the ZCDxOUT bit relative to the current source and sink output. When the ZCDxPOL bit is set, a ZCDxOUT high indicates that the current source is active, and a low output indicates that the current sink is active.

The ZCDxPOL bit affects the ZCD interrupts. See **Section 23.4 "ZCD Interrupts"**.

23.4 ZCD Interrupts

An interrupt will be generated upon a change in the ZCD logic output when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in the ZCD for this purpose.

The ZCDIF bit of the PIR3 register will be set when either edge detector is triggered and its associated enable bit is set. The ZCDxINTP enables rising edge interrupts and the ZCDxINTN bit enables falling edge interrupts. Both are located in the ZCDxCON register.

To fully enable the interrupt, the following bits must be set:

- ZCDIE bit of the PIE3 register
- ZCDxINTP bit of the ZCDxCON register (for a rising edge detection)
- ZCDxINTN bit of the ZCDxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

Changing the ZCDxPOL bit will cause an interrupt, regardless of the level of the ZCDxEN bit.

The ZCDIF bit of the PIR3 register must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

23.5 Correcting for ZCPINV offset

The actual voltage at which the ZCD switches is the reference voltage at the non-inverting input of the ZCD op amp. For external voltage source waveforms, other than square waves, this voltage offset from zero causes the zero-cross event to occur either too early or too late. When the waveform is varying relative to Vss, then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD, then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 23-2.

EQUATION 23-2: ZCD EVENT OFFSET

When External Voltage Source is relative to Vss:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{ZCPINV}{VPEAK}\right)}{2\pi \bullet Freq}$$

When External Voltage Source is relative to VDD:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{V_{DD}-ZCPINV}{V_{PEAK}}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the ZCPINV switching voltage. The pull-up or pull-down value can be determined with the equations shown in Equation 23-3 or Equation 23-4.

EQUATION 23-3: ZCD PULL-UP/DOWN



$$R_{PULLDOWN} = \frac{R_{SERIES}(ZCPINV)}{(VDD - ZCPINV)}$$

23.9 Register Definitions: ZCD Control

REGISTER 23-1: ZCDxCON: ZERO-CROSS DETECTION CONTROL REGISTER

R/W-0/0	U-0	R-x/x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0				
ZCDxEN	—	ZCDxOUT	ZCDxPOL	—	—	ZCDxINTP	ZCDxINTN				
bit 7							bit C				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared	q = value de	pends on config	uration bits					
bit 7	ZCDxEN: Zer	o-Cross Detec	tion Enable bi	t(1)							
	1 = Zero-cros	1 = Zero-cross detect is enabled. ZCD pin is forced to output to source and sink current.									
	0 = 2 ero-cros	ss detect is dis	abled. ZCD pil	n operates acc	cording to PPS a	and TRIS contr	OIS.				
bit 6	Unimplemen	ted: Read as	0'								
bit 5	ZCDxOUT: Zero-Cross Detection Logic Level bit										
	<u>2CDXPOL bit = 0</u> : 1 = 7CD pip is sinking current										
	0 = ZCD pin	0 = ZCD pin is sourcing current									
	<u>ZCDxPOL bit = 1</u> :										
	1 = ZCD pin is sourcing current										
	0 = 2CD pin	is sinking curre	ent								
bit 4	ZCDxPOL: Z	CDxPOL: Zero-Cross Detection Logic Output Polarity bit									
	$1 = ZCD \log 10$ $0 = ZCD \log 10$	c output is not	inverted								
bit 3-2	Unimplemen	ted: Read as '	0'								
bit 1	ZCDxINTP: Z	ero-Cross Pos	itive Edge Inte	errupt Enable I	oit						
	1 = ZCDIF bi	t is set on low-	to-high ZCDx	output transit	ion						
	0 = ZCDIF bi	t is unaffected	by low-to-high	ZCDx_output	t transition						
bit 0	ZCDxINTN: Z	ero-Cross Neg	gative Edge In	terrupt Enable	bit						
	1 = ZCDIF bi	t is set on high	-to-low ZCDx	output transit	ion						
	0 = ZCDIF bi	t is unaffected	by high-to-low	ZCDx_output	t transition						
Note 1: The	ZCDxEN bit h	as no effect wh	nen the ZCDD	IS Configuration	on bit is cleared.						

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PIE3	—	—	COGIE	ZCDIE	_	—	—	_	88
PIR3	_	_	CWGIF	ZCDIF	_	_	—	_	91
ZCD1CON	ZCD1EN		ZCD10UT	ZCD1POL			ZCD1INTP	ZCD1INTN	241

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the ZCD module.

TABLE 23-2: SUMMARY OF CONFIGURATION WORD WITH THE ZCD MODULE

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG2	13:8	_	—	LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	51
	7:0	ZCDDIS	—	—			—	WRT	<1:0>	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the ZCD module.

24.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

24.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

24.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Table 32-12: Timer0 and Timer1 External Clock Requirements.

24.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

PIC16(L)F1704/8

28.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 28-33).
- b) SCL is sampled low before SDA is asserted low (Figure 28-34).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 28-33).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 28-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.





29.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 29-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

29.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 29-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

29.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

29.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

29.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 29.5.1.2 "Clock Polarity"**.

29.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

29.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 6.2.2.3 "Internal Oscillator Frequency Adjustment"** for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 29.4.1** "**Auto-Baud Detect**"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

PIC16(L)F1704/8

CALL	Call Subroutine		
Syntax:	[<i>label</i>] CALL k		
Operands:	$0 \leq k \leq 2047$		
Operation:	$\begin{array}{l} (PC)+ 1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 6:3>) \rightarrow PC < 14:11> \end{array}$		
Status Affected:	None		
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.		

CLRWDT	Clear Watchdog Timer				
Syntax:	[label] CLRWDT				
Operands:	None				
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \text{WDT prescaler,} \\ \text{1} \rightarrow \overline{\text{TO}} \\ \text{1} \rightarrow \overline{\text{PD}} \end{array}$				
Status Affected:	TO, PD				
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.				

CALLW	Subroutine Call With W	COMF	Complement f		
Syntax:	[label] CALLW	Syntax:	[<i>label</i>] COMF f,d		
Operands:	None	Operands:	$0 \le f \le 127$		
Operation:	(PC) +1 \rightarrow TOS, (W) \rightarrow PC<7:0>, (PCLATH<6:0>) \rightarrow PC<14:8>	Operation: Status Affected:	$a \in [0, 1]$ (\overline{f}) \rightarrow (destination) Z		
Status Affected:	None	Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is		
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.		stored in W. If 'd' is '1', the result is stored back in register 'f'.		

CLRF	Clear f			
Syntax:	[label] CLRF f			
Operands:	$0 \leq f \leq 127$			
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Description:	The contents of register 'f' are cleared and the Z bit is set.			

DECF	Decrement f		
Syntax:	[label] DECF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(f) - 1 \rightarrow (destination)		
Status Affected:	Z		
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

CLRW	Clear W			
Syntax:	[label] CLRW			
Operands:	None			
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}) \\ \text{1} \rightarrow \text{Z} \end{array}$			
Status Affected:	Z			
Description:	W register is cleared. Zero bit (Z) is set.			

TABLE 32-3: POWER-DOWN CURRENTS (IPD)^(1,2)

PIC16LF1704/8			Standard Operating Conditions (unless otherwise stated) Low-Power Sleep Mode						
PIC16F17	04/8		Low-Power Sleep Mode, VREGPM = 1						
Param.	Device Characteristics	Min	Tun +	Max.	Max.	Unito	Conditions		
No.	Device Characteristics	WIII.	Typ.1	+85°C	+125°C	Units	Vdd	Note	
D023	Base IPD	_	0.05	1.0	8.0	μA	1.8	WDT, BOR, FVR, and SOSC	
		—	0.08	2.0	9.0	μA	3.0	disabled, all Peripherals Inactive	
D023	Base IPD	—	0.3	3.0	10	μA	2.3	WDT, BOR, FVR, and SOSC	
		_	0.4	4.0	12	μA	3.0	disabled, all Peripherals Inactive,	
		—	0.5	6.0	15	μA	5.0	Low-Power Sleep mode	
D023A	Base IPD	_	9.8	16	18	μA	2.3	WDT, BOR, FVR and SOSC	
		_	10.3	18	20	μA	3.0	disabled, all Peripherals inactive,	
		_	11.5	21	26	μA	5.0	VREGPM = 0	
D024		_	0.5	6	14	μA	1.8	WDT Current	
		_	0.8	7	17	μA	3.0	1	
D024		_	0.8	6	15	μA	2.3	WDT Current	
		_	0.9	7	20	μA	3.0	1	
			1.0	8	22	μA	5.0	1	
D025		_	15	28	30	μA	1.8	FVR Current	
		_	18	30	33	μA	3.0	1	
D025		_	18	33	35	μA	2.3	FVR Current	
			19	35	37	μA	3.0	1	
		_	20	37	39	μA	5.0	1	
D026		_	7.5	25	28	μA	3.0	BOR Current	
D026		_	10	25	28	μA	3.0	BOR Current	
		_	12	28	31	μA	5.0	1	
D027		_	0.5	4	10	μA	3.0	LPBOR Current	
D027		—	0.8	6	14	μA	A 3.0 LPBO	LPBOR Current	
		_	1	8	17	μA	5.0	1	
D028		_	0.5	5	9	μA	1.8	SOSC Current	
		_	0.8	8.5	12	μA	3.0	1	
D028		_	1.1	6	10	μA	2.3	SOSC Current	
			1.3	8.5	20	μA	3.0	1	
			1.4	10	25	μA	5.0	1	
D029		_	0.05	2	9	μA	1.8	ADC Current (Note 3),	
		_	0.08	3	10	μA	3.0	no conversion in progress	
D029		_	0.3	4	12	μA	2.3	ADC Current (Note 3),	
		_	0.4	5	13	μA	3.0	no conversion in progress	
			0.5	7	16	μA	5.0		

* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC oscillator source is FRC.

32.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

1. TppS2ppS

2. TppS

Т						
F	Frequency	Т	Time			
Lowercase letters (pp) and their meanings:						
рр						
сс	CCP1	osc	OSC1			
ck	CLKOUT	rd	RD			
CS	CS	rw	RD or WR			
di	SDI	sc	SCK			
do	SDO	SS	SS			
dt	Data in	tO	TOCKI			
io	I/O PORT	t1	T1CKI			
mc	MCLR	wr	WR			
Uppercase letters and their meanings:						
S						
F	Fall	Р	Period			
Н	High	R	Rise			
I	Invalid (High-impedance)	V	Valid			
L	Low	Z	High-impedance			

FIGURE 32-4: LOAD CONDITIONS



PIC16(L)F1704/8

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 33-115: Absolute Value of DAC DNL Error, VDD = 3.0V, VREF = VDD.



FIGURE 33-116: Absolute Value of DAC INL Error, VDD = 3.0V, VREF = VDD.



FIGURE 33-117: Absolute Value of DAC DNL Error, VDD = 5.0V, VREF = VDD, PIC16F1704/8 Only.



FIGURE 33-118: ZCD Pin Voltage. Typical Measured Values.



FIGURE 33-119: ZCD Response Time over Voltage, Typical Measured Values.



FIGURE 33-120: ZCD Pin Current over ZCD Pin Voltage, Typical Measured Values from -40°C to 125°C.

34.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

34.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

For the most current package drawings, please see the Microchip Packaging Specification located at

	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е	0.65 BSC		
Overall Height	A	-	-	2.00
Molded Package Thickness		1.65	1.75	1.85
Standoff	A1	0.05	-	_
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length		6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness		0.09	-	0.25
Foot Angle		0°	4°	8°
Lead Width	b	0.22	_	0.38

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

http://www.microchip.com/packaging