#### Microchip Technology - PIC16LF1704-E/P Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1704-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 2: 20-PIN ALLOCATION TABLE (PIC16(L)F1708)

I/O <sup>(2)</sup>	PDIP/SOIC/ SSOP	QFN	ADC	Reference	Comparator	Op Amp	DAC	Zero Cross	Timers	ссь	MWM	900	ASSM	EUSART	CLC	Interrupt	Pull-up	Basic
RA0	19	16	AN0	VREF-	C1IN+	—	DAC1OUT1		—		—	—	_	—	_	IOC	Y	ICSPDAT
RA1	18	15	AN1	VREF+	C1IN0- C2IN0-	—	_		—		—	—		-	_	IOC	Y	ICSPCLK
RA2	17	14	AN2	_	-	-	DAC1OUT2	ZCD	T0CKI <sup>(1)</sup>	—	—	COGIN <sup>(1)</sup>	-	-	_	INT <sup>(1)</sup> IOC	Y	—
RA3	4	1	—	_	—	-	—	_	—	_	—	—	_	—	—	IOC	Y	MCLR VPP
RA4	3	20	AN3	—	—	_	—	_	T1G <sup>(1)</sup> SOSCO	_	—	_	_	—	—	IOC	Y	CLKOUT OSC2
RA5	2	19	—	_	—	-	—	_	T1CKI SOSCI	_	—	—	_	—	CLCIN3 <sup>(1)</sup>	IOC	Y	CLKIN OSC1
RB4	13	10	AN10	-	-	OPA1IN-	—	—	-	—	—	—	SDI <sup>(1)</sup> SDA <sup>(3)</sup>	-	—	IOC	Y	—
RB5	12	9	AN11	_	—	OPA1IN+	—	_	_	_	—	_	_	RX <sup>(1,3)</sup>		IOC	Y	_
RB6	11	8	—	-	—	_	—	_	—	_	—	—	SCK <sup>(1)</sup> SCL <sup>(3)</sup>	_	—	IOC	Y	—
RB7	10	7	_	_	_	_			_		_	_		CK <sup>(1)</sup>	_	IOC	Y	_
RC0	16	13	AN4	_	C2IN+	_	_	_	_	_	_	_	_	_	_	IOC	Y	—
RC1	15	12	AN5		C1IN1- C2IN1-	_	—	_	—	_	—	_	_	—	CLCIN2 <sup>(1)</sup>	IOC	Y	—
RC2	14	11	AN6		C1IN2- C2IN2-	OPA10UT	—		—		—	_		-	—	IOC	Y	—
RC3	7	4	AN7	l	C1IN3- C2IN3-	OPA2OUT	—		—	CCP2 <sup>(1)</sup>	—	—		_	CLCIN0 <sup>(1)</sup>	IOC	Y	—
RC4	6	3	_	_	—	_	_		_		_	-	-	-	CLCIN1 <sup>(1)</sup>	IOC	Y	—
RC5	5	2			—	—	_	-	—	CCP1 <sup>(1)</sup>	—	—		-	—	IOC	Y	—
RC6	8	5	AN8	_	_	OPA2IN-	_		_		_	_	SS <sup>(1)</sup>	-	_	IOC	Y	—
RC7	9	6	AN9	—	_	OPA2IN+	_	_	_	_	—		_	—	_	IOC	Y	
VDD	1	18	—	_	_	—	_	—	_	_	_	_	_	_	—	_	_	Vdd
Vss	20	17	—	_	—	_	_	_	—	_	_	—	_	_	_	_	—	Vss
	—	_	_	_	C10UT	_	_	_	_	CPP1	PWM3OUT	COGA	SDA <sup>(3)</sup>	СК	CLC10UT	_	_	—
OUT(2)	—	—	—	_	C2OUT	_	—	_	—	CPP2	PWM4OUT	COGB	SCL <sup>(3)</sup>	DT <sup>(3)</sup>	CLC2OUT	_	—	—
001-7	—	_	—	_	_	—	_	—	_	_	_	COGC	SDO	ΤX	CLC3OUT	_	_	_
	—	_	_	_	_	_	_	_	_		_	COGD	SCK	_	_	_	—	_

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 12-2.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 12-3.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

DS40001715D-page 6

#### 1.0 DEVICE OVERVIEW

The PIC16(L)F1704/8 are described within this data sheet. They are available in 14-pin and 20-pin DIP packages and 16-pin and 20-pin QFN packages. Figure 1-1 shows a block diagram of the PIC16(L)F1704/8 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16(L)F1704	PIC16(L)F1708
Analog-to-Digital Converter (AD	) (DC)	•	٠
Digital-to-Analog Converter (DA	NC)	•	٠
Complementary Output Generate	or (COG)	•	٠
Fixed Voltage Reference (FVR)		•	٠
Zero Cross Detection (ZCD)		•	•
Temperature Indicator		•	•
Capture/Compare/PWM (CCP/E	ECCP) Mod	ules	
	CCP1	•	٠
	CCP2	•	٠
Comparators			
	C1	•	٠
	•	٠	
Configurable Logic Cell (CLC)			
	•	٠	
	CLC2	•	٠
	CLC3	٠	٠
Enhanced Universal Synchronou Receiver/Transmitter (EUSART)	us/Asynchro	nous	
	EUSART	•	•
Master Synchronous Serial Por	ts		
	MSSP	•	٠
Op Amp			
	Op Amp 1	•	•
	Op Amp 2	•	٠
Pulse Width Modulator (PWM)			
	PWM3	•	٠
	•	٠	
Timers			
	Timer0	•	٠
	Timer1	•	٠
	Timer2	•	•

© 2013-2015 Microchip Technology Inc.

#### TABLE 3-3:PIC16(L)F1704 MEMORY MAP (BANKS 0-7)

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	ODCONA	30Ch	SLRCONA	38Ch	INLVLA
00Dh	_	08Dh	_	10Dh	_	18Dh	_	20Dh	—	28Dh	—	30Dh	_	38Dh	_
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh	WPUC	28Eh	ODCONC	30Eh	SLRCONC	38Eh	INLVLC
00Fh	—	08Fh	_	10Fh	_	18Fh	_	20Fh		28Fh	—	30Fh	_	38Fh	—
010h	—	090h	_	110h	_	190h	_	210h	_	290h	—	310h	—	390h	—
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	PMADRL	211h	SSP1BUF	291h	CCPR1L	311h	—	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	PMADRH	212h	SSP1ADD	292h	CCPR1H	312h	—	392h	IOCAN
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	PMDATL	213h	SSP1MSK	293h	CCP1CON	313h	—	393h	IOCAF
014h	—	094h	—	114h	CM2CON1	194h	PMDATH	214h	SSP1STAT	294h	—	314h	—	394h	—
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	PMCON1	215h	SSP1CON	295h	—	315h	—	395h	—
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h	SSP1CON2	296h	_	316h	—	396h	—
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON <sup>(1)</sup>	217h	SSP1CON3	297h	—	317h	—	397h	IOCCP
018h	T1CON	098h	OSCTUNE	118h	DAC1CON0	198h	_	218h	—	298h	CCPR2L	318h	_	398h	IOCCN
019h	T1GCON	099h	OSCCON	119h	DAC1CON1	199h	RC1REG	219h	—	299h	CCPR2H	319h	_	399h	IOCCF
01Ah	TMR2	09Ah	OSCSTAT	11Ah	—	19Ah	TX1REG	21Ah	—	29Ah	CCP2CON	31Ah	—	39Ah	_
01Bh	PR2	09Bh	ADRESL	11Bh	—	19Bh	SP1BRGL	21Bh		29Bh	—	31Bh	_	39Bh	—
01Ch	T2CON	09Ch	ADRESH	11Ch	ZCD1CON	19Ch	SP1BRGH	21Ch	_	29Ch	—	31Ch	—	39Ch	—
01Dh	—	09Dh	ADCON0	11Dh	—	19Dh	RC1STA	21Dh	—	29Dh	—	31Dh	—	39Dh	—
01Eh	—	09Eh	ADCON1	11Eh	—	19Eh	TX1STA	21Eh	—	29Eh	CCPTMRS	31Eh	—	39Eh	—
01Fh	_	09Fh	ADCON2	11Fh	_	19Fh	BAUD1CON	21Fh	—	29Fh	—	31Fh	_	39Fh	_
020h		0A0h		120h		1A0h		220h		2A0h		320h	General Purpose	3A0h	
	General		General		General		General		General		General	32Eb	Register		
	Purpose		Purpose		Purpose		Purpose		Purpose		Purpose	32F11	TO Dytes		Unimplemented
	Register		Register		Register		Register		Register		Register	55011	l la incala acarta d		Read as '0'
	80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		Unimplemented Read as '0'		
005				1051		455		005		0551		2655	ricad do 0	255h	
06Fh		UEFh		16Fh		1EFh		26Fh		2EFh		270h			
0700	Common RAM	UFUN	Accesses	1700	Accesses	IFUN	Accesses	2700	Accesses	2500	Accesses	3/00	Accesses	SEOU	Accesses
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh						
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	-

Legend: = Unimplemented data memory locations, read as '0'.

Note 1: Unimplemented on PIC16LF1704.

									_	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON	SPLLEN		IRCF	<3:0>		—	SCS	77		
STATUS	—	_	—	TO	PD	Z	DC	С	23	
WDTCON	—	_		WDTPS<4:0> SWDTEN						

 TABLE 9-3:
 SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

**Legend:** x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4:	SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			FCMEN	IESO	CLKOUTEN	BORE	N<1:0>		40
CONFIGI	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>	F	OSC<2:0	>	49

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

#### 12.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 12-1.

#### 12.1 PPS Inputs

Each peripheral has a PPS register with which the inputs to the peripheral are selected. Inputs include the device pins.

Multiple peripherals can operate from the same source simultaneously. Port reads always return the pin level regardless of peripheral PPS selection. If a pin also has associated analog functions, the ANSEL bit for that pin must be cleared to enable the digital input buffer. Although every peripheral has its own PPS input selection register, the selections are identical for every peripheral as shown in Register 12-1 for PIC16(L)F1704 devices and Register 12-2 for PIC16(L)F1708 devices.

Note:	The notation "xxx" in the register name is
	a place holder for the peripheral identifier.
	For example, CLC1PPS.

#### 12.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals include:

- EUSART (synchronous operation)
- MSSP (I<sup>2</sup>C)
- COG (auto-shutdown)

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in Register 12-3.

**Note:** The notation "Rxy" is a place holder for the pin identifier. For example, RA0PPS.



#### FIGURE 12-1: SIMPLIFIED PPS BLOCK DIAGRAM

#### REGISTER 12-4: PPSLOCK: PPS LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
_	—	—	—	—	—	_	PPSLOCKED
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
'1' = Bit is set	langed	'0' = Bit is clea	ared				

bit 7-1 Unimplemented: Read as '0'

bit 0 **PPSLOCKED:** PPS Locked bit

 $\ensuremath{\texttt{1=PPS}}$  is locked. PPS selections can not be changed.

0= PPS is not locked. PPS selections can be changed.



#### © 2013-2015 Microchip Technology Inc.

#### 16.11 Register Definitions: Comparator Control

#### REGISTER 16-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	U-0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0			
CxON	CxOUT	—	CxPOL	CxZLF	CxSP	CxHYS	CxSYNC			
bit 7			ļ.	1			bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7 <b>CxON:</b> Comparator Enable bit 1 = Comparator is enabled 0 = Comparator is disabled and consumes no active power										
bit 6	bit 6 <b>CxOUT:</b> Comparator Output bit $ \frac{If CxPOL = 1 (inverted polarity):}{1 = CxVP < CxVN} $ $ 0 = CxVP > CxVN $ $ \frac{If CxPOL = 0 (non-inverted polarity):}{1 = CxVP > CxVN} $ $ 0 = CxVP > CxVN $									
bit 5	Unimplemen	ted: Read as '	0'							
bit 4	<b>CxPOL:</b> Com 1 = Comparat 0 = Comparat	parator Output tor output is inv tor output is no	Polarity Select verted t inverted	et bit						
bit 3	<b>CxZLF:</b> Compared 1 = Compared 0 = Compared	parator Zero La tor output is filt tor output is un	atency Filter E ered filtered	nable bit						
bit 2	<b>CxSP:</b> Compared 1 = Compared 0 = Compared	arator Speed/P tor operates in tor operates in	ower Select b normal power, low-power, lov	it , higher speed v-speed mode	mode					
bit 1 <b>CxHYS:</b> Comparator Hysteresis Enable bit 1 = Comparator hysteresis enabled 0 = Comparator hysteresis disabled										
bit 0	<ul> <li>t 0 CxSYNC: Comparator Nysteresis disabled</li> <li>t 0 CxSYNC: Comparator Output Synchronous Mode bit</li> <li>1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source. Output updated on the falling edge of Timer1 clock source.</li> <li>0 = Comparator output to Timer1 and I/O pin is asynchronous.</li> </ul>									

#### 17.0 PULSE WIDTH MODULATION (PWM)

The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:

- PR2
- T2CON
- PWMxDCH
- PWMxDCL
- PWMxCON

#### FIGURE 17-1: SIMPLIFIED PWM BLOCK DIAGRAM



For a step-by-step procedure on how to set up this module for PWM operation, refer to Section 17.1.9 "Setup for PWM Operation using PWMx Pins".

#### FIGURE 17-2: PWM OUTPUT



Figure 17-1 shows a simplified block diagram of PWM operation.

Figure 17-2 shows a typical waveform of the PWM signal.

#### FIGURE 18-7: COG (RISING/FALLING) INPUT BLOCK



PIC16(L)F1704/8



#### FIGURE 18-10: HALF-BRIDGE MODE COG OPERATION WITH CCP1 AND PHASE DELAY



#### FIGURE 18-11: PUSH-PULL MODE COG OPERATION WITH CCP1



U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	GxRSIM6	GxRSIM5	GxRSIM4	GxRSIM3	GxRSIM2	GxRSIM1	GxRSIM0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	Dit	U = Unimple	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value	at POR and BOF	Value at all other value at a	her Resets
T = Bit is set		"0" = Bit is clea	ared	q = value de	penas on condition	on	
hit 7	Unimplomon	tod: Pead as '0	,				
bit 6	GxRSIM6: CO	OGx Rising Eve	nt Input Sour	ce 6 Mode bit			
bit o	<u>GxRIS6 = 1:</u>						
	1 = PWM3 o	utput low-to-higl	n transition wi	Il cause a risin	g event after risir	ng event phase	delay
	0 = PWM3 or	utput high level	will cause an	immediate risi	ng event		
	PWM3 output	has no effect o	n rising event				
bit 5	GxRSIM5: CO	OGx Rising Eve	nt Input Sourc	ce 5 Mode bit			
	<u>GxRIS5 = 1:</u>						
	1 = CCP2 ou 0 = CCP2 ou	itput low-to-nign itput high level v	transition wil	l cause a rising mmediate risir	g event after rising ig event	g event phase c	lelay
	<u>GxRIS5 = 0:</u>				.9 01011		
	CCP2 output	has no effect or	rising event				
bit 4	GxRSIM4: CO	OGx Rising Eve	nt Input Sourd	ce 4 Mode bit			
	$\frac{GXRIS4 = 1}{1 = CCP1}$	w-to-high transit	ion will cause	a rising event	after rising event	t phase delay	
	0 = CCP1 hig	gh level will cau	se an immedi	ate rising ever	it	, p	
	$\frac{\text{GxRIS4} = 0}{\text{CCP1} \text{ has no}}$	offect on rising	overt				
hit 3	GYRSIM3: CO	Car Rising Eve	eveni nt Input Sourc	re 3 Mode hit			
bit 5	GxRIS3 = 1:						
	1 = CLC1 ou	tput low-to-high	transition will	cause a rising	event after rising	g event phase d	lelay
	0 = CLC1 ou	tput high level v	vill cause an i	mmediate risin	g event		
	CLC1 output l	has no effect on	rising event				
bit 2	GxRSIM2: CO	OGx Rising Eve	nt Input Sourc	ce 2 Mode bit			
	<u>GxRIS2 = 1:</u>						
	1 = Compara 0 = Compara	ator 2 low-to-hig ator 2 high level	h transition wi will cause an	ill cause a risin immediate risi	g event after risir	ig event phase	delay
	$\frac{\text{GxRIS2} = 0}{\text{GxRIS2} = 0}$				ng event		
	Comparator 2	has no effect o	n rising event	t			
bit 1	GxRSIM1: CO	OGx Rising Eve	nt Input Sourc	ce 1 Mode bit			
	$\frac{\text{GXRIS1} = 1:}{1 = \text{Compara}}$	ntor 1 low-to-hia	h transition wi	ill cause a risin	a event after risir	ng event phase	delav
	0 = Compara	ator 1 high level	will cause an	immediate risi	ng event	ig even phace	uolay
	$\frac{\text{GxRIS1} = 0}{\text{GxRIS1} = 1}$	haa aa affaata					
hit 0		THAS THE ETTECT O	nt Input Sour	De O Mode bit			
	GxRIS0 = 1:	JGX RISING EVE	nt input Sourc				
	1 = Pin selection	ted with COGxF	PPS control lo	w-to-high trans	sition will cause a	rising event aft	er rising event
	phase de	elay	DDS control h	iah level will e	auco an immodial	te riging overt	
	G = FIII Select GxRIS0 = 0:					e nsing event	
	Pin selected v	with COGxPPS	control has no	o effect on risir	ng event		

#### REGISTER 18-4: COGxRSIM: COG RISING EVENT SOURCE INPUT MODE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N
						bit 0
it	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
nged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
	'0' = Bit is clea	ared				
LCxG1D4T: G	Gate 1 Data 4 T	rue (non-inver	ted) bit			
1 = lcxd4T is	gated into lcxg	1				
0 = lcxd4T is	not gated into	lcxg1				
LCxG1D4N: (	Jate 1 Data 4 I	Negated (inver	ted) bit			
1 = ICX04N IS 0 = ICX04N IS	gated into icxe	j1 Icxa1				
	ate 1 Data 3 T	rue (non-inver	ted) hit			
1 = lcxd3T is	gated into Icxo	146 (11611 11176)				
0 = lcxd3T is	not gated into	, lcxg1				
LCxG1D3N:	Gate 1 Data 3 I	Negated (inver	ted) bit			
1 = Icxd3N is	gated into lcxg	g1				
0 = lcxd3N is	not gated into	lcxg1				
LCxG1D2T: C	Sate 1 Data 2 T	rue (non-inver	ted) bit			
1 = 1CX021 is 0 = 1cxd2T is	gated into icxg	j1 Icxa1				
	Gate 1 Data 2 I	Negated (inver	ted) bit			
1 = lcxd2N is	gated into Icxo	10galoa (				
0 = lcxd2N is	not gated into	lcxg1				
LCxG1D1T: G	Gate 1 Data 1 T	rue (non-inver	ted) bit			
1 = Icxd1T is	gated into lcxg	1				
0 = lcxd1T is	not gated into	lcxg1				
LCxG1D1N: (	Gate 1 Data 1 I	Negated (inver	ted) bit			
1 = ICXd1N is 0 = ICXd1N is	gated into loxe	j1 Jexa1				
	not gated into	iong i				
	LCxG1D4T: 0 1 = lcxd4T is 0 = lcxd4T is 0 = lcxd4T is 0 = lcxd4T is 1 = lcxd4T is 0 = lcxd4T is 0 = lcxd4T is 0 = lcxd4T is 0 = lcxd3T is 1 = lcxd3T is 0 = lcxd3T is 1 = lcxd2T is 0 = lcxd2T is 0 = lcxd2T is 0 = lcxd2T is 1 = lcxd2T is 0 = lcxd1T is	It       W = Writable         it       W = Writable         nged       x = Bit is unkr         '0' = Bit is clear         LCxG1D4T: Gate 1 Data 4 T         1 = lcxd4T is gated into lcxg         0 = lcxd4T is not gated into lcxg         0 = lcxd4T is not gated into lcxg         0 = lcxd4T is not gated into lcxg         0 = lcxd4T is gated into lcxg         0 = lcxd4T is not gated into lcxg         0 = lcxd4T is gated into lcxg         0 = lcxd4T is not gated into lcxg         0 = lcxd3T is gated into lcxg         0 = lcxd3T is gated into lcxg         0 = lcxd3T is not gated into lcxg         0 = lcxd3N is gated into lcxg         0 = lcxd2T is gated into lcxg         0 = lcxd2T is not gated into lcxg         0 = lcxd2T is gated into lcxg         0 = lcxd2T is gated into lcxg         0 = lcxd2N is gated into lcxg         0 = lcxd2N is gated into lcxg         0 = lcxd2N is not gated into lcxg         0 = lcxd1T is gated into lcxg         0 = lcxd1T is gated into lcxg         0 = lcxd1N is not gated into lcxg      <	KW-XU       KW-XU       KW-XU         LCxG1D4N       LCxG1D3T       LCxG1D3N         it       W = Writable bit         nged       x = Bit is unknown         '0' = Bit is cleared         LCxG1D4T: Gate 1 Data 4 True (non-inverting a cleared)         LCxG1D4T: Gate 1 Data 4 True (non-inverting a cleared)         LCxG1D4T: Gate 1 Data 4 Negated (inverting a cleared)         LCxG1D4N: Gate 1 Data 4 Negated (inverting a cleared)         LCxG1D4N: Gate 1 Data 4 Negated (inverting a cleared)         LCxG1D4N: Gate 1 Data 3 Negated (inverting a cleared)         LCxG1D3T: Gate 1 Data 3 True (non-inverting a cleared)         LCxG1D3T: Gate 1 Data 3 True (non-inverting a cleared)         LCxG1D3N: Gate 1 Data 3 Negated (inverting a cleared)         LCxG1D3N: Gate 1 Data 2 True (non-inverting a cleared)         LCxG1D2T: Gate 1 Data 2 True (non-inverting a cleared)         LCxG1D2T: Gate 1 Data 2 Negated (inverting a cleared)         LCxG1D2N: Gate 1 Data 2 Negated (inverting a cleared)         LCxG1D2N: Gate 1 Data 2 Negated (inverting a cleared)         LCxG1D1T: Gate 1 Data 1 True (non-inverting a cleared)         LCxG1D1T: Gate 1 Data 1 True (non-inverting a cleared)         LCxG1D1T: Gate 1 Data 1 Negated (inverting a cleared)         LCxG1D1N: Gate 1 Data 1 Negated (inverting a cleared)         LCxG1D1N: Gate 1 Data 1 Negated (inverting a cleared)	It       W = Writable bit       U = Unimplem         it       W = Writable bit       U = Unimplem         inged       x = Bit is unknown       -n/n = Value a         '0' = Bit is cleared       '0' = Bit is cleared         LCxG1D4T:       Gate 1 Data 4 True (non-inverted) bit         1 = lcxd4T is gated into lcxg1       0 = lcxd4T is not gated into lcxg1         0 = lcxd4T is not gated into lcxg1       0 = lcxd4N is gated into lcxg1         0 = lcxd4N is gated into lcxg1       0 = lcxd4N is gated into lcxg1         0 = lcxd4N is gated into lcxg1       0 = lcxd3N is not gated into lcxg1         0 = lcxd3N is not gated into lcxg1       0 = lcxd3T is not gated into lcxg1         0 = lcxd3T is not gated into lcxg1       0 = lcxd3T is not gated into lcxg1         0 = lcxd3T is not gated into lcxg1       0 = lcxd3N is not gated into lcxg1         0 = lcxd3N is not gated into lcxg1       0 = lcxd3N is not gated into lcxg1         0 = lcxd3N is not gated into lcxg1       0 = lcxd2T is gated into lcxg1         0 = lcxd2T is gated into lcxg1       0 = lcxd2N is gated into lcxg1         0 = lcxd2T is not gated into lcxg1       0 = lcxd2T is not gated into lcxg1         0 = lcxd2T is not gated into lcxg1       0 = lcxd2N is gated into lcxg1         0 = lcxd2N is gated into lcxg1       0 = lcxd2N is not gated into lcxg1         0 = lcxd2N is not gate	Item       Item<       Item< <t< td=""><td>NV-Xu       NV-Xu       LCxG1D1X       LCxG1D1X       LCxG1D1X       LCxG1D1T       LCxG1D1T       LCxG1D1T       LCxG1D1 is classed and into lcxg1       Interval is gated into lcxg1</td></t<>	NV-Xu       LCxG1D1X       LCxG1D1X       LCxG1D1X       LCxG1D1T       LCxG1D1T       LCxG1D1T       LCxG1D1 is classed and into lcxg1       Interval is gated into lcxg1

#### REGISTER 19-7: CLCxGLS0: GATE 1 LOGIC SELECT REGISTER

REGISTER	20-2: ADC	ON1: ADC CO	NTROL REG	GISTER 1			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		—	ADNREF	ADPRE	EF<1:0>
bit 7							bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unknown -n/n =			-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7	ADFM: ADC 1 = Right ju loaded. 0 = Left just loaded.	Result Format stified. Six Most ified. Six Least	Select bit Significant bi Significant bit	ts of ADRESH	are set to '0' w are set to '0' w	when the conve	ersion result is ersion result is
bit 6-4	bit 6-4 ADCS<2:0>: ADC Conversion Clock Select bits 111 = FRC (clock supplied from an internal RC oscillator) 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock supplied from an internal RC oscillator) 010 = Fosc/32 001 = Fosc/8 Page 10						
bit 3	Unimpleme	nted: Read as '	)'				
bit 2	ADNREF: A/D Negative Voltage Reference Configuration 0 = VREF- is connected to Vss 1 = VREF- is connected to external VREF						
bit 1-0	ADPREF<1: 11 = VREF+ 10 = VREF+ 01 = Reserv 00 = VREF+	<b>0&gt;:</b> ADC Positiv is connected to is connected to red is connected to	e Voltage Rei internal FVR_ external VREF VDD	ference Configu Buffer1 <sup>(1)</sup> + pin <sup>(1)</sup>	uration bits		
Note 1: V	When selecting th	ne VREE+ nin as	the source of	the positive re	ference be awa	are that a mini	num voltage

**Note 1:** When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See Table 32-16: ADC Conversion Requirements for details.

#### 24.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- · Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 24-1 is a block diagram of the Timer0 module.

#### 24.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 24.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION\_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

**Note:** The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

#### FIGURE 24-1: BLOCK DIAGRAM OF THE TIMER0



In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION\_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION\_REG register.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	122
CCP1CON	—	_	DC1B	<1:0>		CCP1M<3:0>			
CCP2CON	—	—	DC2B	<1:0>		CCP2N	1<3:0>		267
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	85
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	86
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register					245*			
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register					245*			
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	121
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	253
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	254

TABLE 25-5:	SUMMARY OF REGISTERS	ASSOCIATED WITH TIMER1
-------------	----------------------	------------------------

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

**Note 1:** Unimplemented, read as '1'.





The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 29-1, Register 29-2 and Register 29-3, respectively.

The RX and CK input pins are selected with the RXPPS and CKPPS registers, respectively. TX, CK, and DT output pins are selected with each pin's RxyPPS register. Since the RX input is coupled with the DT output in Synchronous mode, it is the user's responsibility to select the same pin for both of these functions when operating in Synchronous mode. The EUSART control logic will control the data direction drivers automatically.

#### 29.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 29.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 29.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

#### 29.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

#### 29.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

- 29.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 29.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

BCF	Bit Clear f				
Syntax:	[label]BCF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$0 \rightarrow (f \le b >)$				
Status Affected:	None				
Description:	Bit 'b' in register 'f' is cleared.				

BTFSC	Bit Test f, Skip if Clear					
Syntax:	[label]BTFSC f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	skip if (f <b>) = 0</b>					
Status Affected:	None					
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.					

BRA Relative Branch		BTFSS
Syntax:	[ label ] BRA label	Syntax:
	[ <i>label</i> ]BRA \$+k	Operands:
Operands:	-256 $\leq$ label - PC + 1 $\leq$ 255	
	$-256 \le k \le 255$	Operation:
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affect
Status Affected:	None	Description:
Description: Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a		

BTFSS	Bit Test f, Skip if Set					
Syntax:	[ label ] BTFSS f,b					
Operands:	$0 \le f \le 127$ $0 \le b < 7$					
Operation:	skip if (f <b>) = 1</b>					
Status Affected:	None					
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.					

# BRW Relative Branch with W Syntax: [/abe/]BRW Operands: None

Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruction.

BSF	Bit Set f				
Syntax:	[label]BSF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$1 \rightarrow (f \le b >)$				
Status Affected:	None				
Description:	Bit 'b' in register 'f' is set.				

#### TABLE 32-8: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур.†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(1)</sup>	±2%	—	16.0		MHz	3.2V, 25°C
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(1)</sup>	±2%	_	500		kHz	
OS09	LFosc	Internal LFINTOSC Frequency	—	_	31	_	kHz	$-40^\circ C \le T_A \le +125^\circ C$
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	-	_	3.2	8	μS	
		MFINTOSC Wake-up from Sleep Start-up Time	—	—	24	35	μS	

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

### FIGURE 32-6: HFINTOSC AND MFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE

