



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1708-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: 20-PIN ALLOCATION TABLE (PIC16(L)F1708)

I/O ⁽²⁾	PDIP/SOIC/ SSOP	QFN	ADC	Reference	Comparator	Op Amp	DAC	Zero Cross	Timers	ссь	MWM	900	ASSM	EUSART	СГС	Interrupt	Pull-up	Basic
RA0	19	16	AN0	VREF-	C1IN+	—	DAC1OUT1		—		—	—	_	—	_	IOC	Y	ICSPDAT
RA1	18	15	AN1	VREF+	C1IN0- C2IN0-	—	_		—		—	—		-	_	IOC	Y	ICSPCLK
RA2	17	14	AN2	_	-	-	DAC1OUT2	ZCD	T0CKI ⁽¹⁾	—	—	COGIN ⁽¹⁾	-	-	_	INT ⁽¹⁾ IOC	Y	—
RA3	4	1	—	_	—	-	—	_	—	_	—	—	_	—	—	IOC	Y	MCLR VPP
RA4	3	20	AN3	—	—	—	—	_	T1G ⁽¹⁾ SOSCO	_	—	_	_	—	—	IOC	Y	CLKOUT OSC2
RA5	2	19	—	_	—	-	—	_	T1CKI SOSCI	_	—	—	_	—	CLCIN3 ⁽¹⁾	IOC	Y	CLKIN OSC1
RB4	13	10	AN10	-	—	OPA1IN-	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ⁽³⁾	-	—	IOC	Y	—
RB5	12	9	AN11	_	—	OPA1IN+	—	_	_	_	—	_	_	RX ^(1,3)		IOC	Y	_
RB6	11	8	—	-	—	—	—	_	—	_	—	—	SCK ⁽¹⁾ SCL ⁽³⁾	_	—	IOC	Y	—
RB7	10	7	_	_	_	_			_		_	_		CK ⁽¹⁾	_	IOC	Y	_
RC0	16	13	AN4	_	C2IN+	_	_	_	_	_	_	_	_	_	_	IOC	Y	—
RC1	15	12	AN5		C1IN1- C2IN1-	_	—	_	—	-	—	_	_	-	CLCIN2 ⁽¹⁾	IOC	Y	—
RC2	14	11	AN6		C1IN2- C2IN2-	OPA10UT	—		—		—	_		-	—	IOC	Y	—
RC3	7	4	AN7	l	C1IN3- C2IN3-	OPA2OUT	—		—	CCP2 ⁽¹⁾	—	—		_	CLCIN0 ⁽¹⁾	IOC	Y	—
RC4	6	3	-	_	—	_	_		_		—	-	-	-	CLCIN1 ⁽¹⁾	IOC	Y	—
RC5	5	2	-		—	—	_	-	—	CCP1 ⁽¹⁾	—	—		-	—	IOC	Y	—
RC6	8	5	AN8	_	—	OPA2IN-	_		_		_	_	SS ⁽¹⁾	-	_	IOC	Y	—
RC7	9	6	AN9	—	_	OPA2IN+	_	_	_	_	—	_	_	—	_	IOC	Y	
VDD	1	18	—	_	_	—	_	—	_	_	_	_	_	_	—	_	_	Vdd
Vss	20	17	—	_	—	_	_	_	—	_	_	—	_	_	_	_	—	Vss
	—	_	_	_	C10UT	_	_	—	_	CPP1	PWM3OUT	COGA	SDA ⁽³⁾	СК	CLC10UT	_	_	—
OUT(2)	_	—	—	_	C2OUT	_	—	_	—	CPP2	PWM4OUT	COGB	SCL ⁽³⁾	DT ⁽³⁾	CLC2OUT	_	—	—
001-7	—	_	—	_	_	—	_	—	_	_	_	COGC	SDO	ΤX	CLC3OUT	_	_	_
	—	_	_	_	_	_	_	_	_		_	COGD	SCK	_	_	_	—	_

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See Register 12-2.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See Register 12-3.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

DS40001715D-page 6

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

17.0							(000111				
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Ban	k 11										
D8Ch to DADh	_	Unimplement	ted							_	_
Ban	k 12										
60Ch to 616h	_	Unimplemen	ted		_	_					
617h	PWM3DCL	PWM3	DC<1:0>		xx	uu					
618h	PWM3DCH				PWM3	DC<9:2>				xxxx xxxx	uuuu uuuu
619h	PWM3CON	PWM3EN	—	PWM3OUT	PWM3POL	—	—	-		0-x0	u-uu
61Ah	PWM4DCL	PWM4	DC<1:0>	—	—	—	—	—		00	uu
61Bh	PWM4DCH				PWM4	DC<9:2>				0000 0000	uuuu uuuu
61Ch	PWM4CON	PWM4EN	—	PWM4OUT	PWM4POL	—	—	-		0-x0	u-uu
61Dh 61Fh	_	Unimplement	ted		_	_					
Ban	k 13										
68Ch to 690h	_	Unimplemen	ted							_	_
691h	COG1PHR	—	—	COG Rising	Edge Phase C	Counter Regist	er			xx xxxx	uu uuuu
692h	COG1PHF	—	—	COG Falling	Edge Phase C	Counter Regist	er			xx xxxx	uu uuuu
693h	COG1BLKR	—	—	COG Rising	Edge Blanking	Counter Reg	ister			xx xxxx	uu uuuu
694h	COG1BLKF	—	—	COG Falling	Edge Blanking	g Counter Reg	ister			xx xxxx	uu uuuu
695h	COG1DBR	—	—	COG Rising	Edge Dead-ba	and Counter R	egister			xx xxxx	uu uuuu
696h	COG1DBF	—	—	COG Falling	Edge Dead-ba	and Counter R	egister			xx xxxx	uu uuuu
697h	COG1CON0	G1EN	G1LD	_	G1CS	S<1:0>		G1MD<2:0>		00-0 0000	00-0 0000
698h	COG1CON1	G1RDBS	G1FDBS		_	G1POLD	G1POLC	G1POLB	G1POLA	00 0000	00 0000
699h	COG1RIS	—	G1RIS6	G1RIS5	G1RIS4	G1RIS3	G1RIS2	G1RIS1	G1RIS0	-000 0000	-000 0000
69Ah	COG1RSIM	—	G1RSIM6	G1RSIM5	G1RSIM4	G1RSIM3	G1RSIM2	G1RSIM1	G1RSIM0	-000 0000	-000 0000
69Bh	COG1FIS	_	G1FIS6	G1FIS5	G1FIS4	G1FIS3	G1FIS2	G1FIS1	G1FIS0	-000 0000	-000 0000
69Ch	COG1FSIM	_	G1FSIM6	G1FSIM5	G1FSIM4	G1FSIM3	G1FSIM2	G1FSIM1	G1FSIM0	-000 0000	-000 0000
69Dh	COG1ASD0	G1ASE	G1ARSEN	G1ASD	BD<1:0>	_	0001 01	0001 01			
69Eh	COG1ASD1	_	_	_	_	G1AS3E	G1AS2E	G1AS1E	G1AS0E	0000	0000
69Fh	COG1STR	G1SDATD	G1SDATC	G1SDATB	G1SDATA	G1STRD	G1STRC	G1STRB	G1STRA	0000 0001	0000 0001
Ban	44.07	1	1	1	1	1	1	1		I	1

x0Ch/	_	Unimplemented	-	_
x8Ch				
v1Eh/				
x9Fh				
		· · · · · · · · · · · · · · · · · · ·		

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note Unimplemented, read as '1'. 1:

PIC16(L)F1704 only. 2:

3:

PIC16(L)F1708 only. Unimplemented on PIC16LF1704/8. 4:

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

							(/			-		
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets		
Ban	Bank 31												
F8Ch to FE3h	_	Unimplemen	ted		_	_							
FE4h	STATUS_ SHAD	Z DC C							xxx	uuu			
FE5h	WREG_ SHAD	Working Reg	ister Shadow							XXXX XXXX	uuuu uuuu		
FE6h	BSR_SHAD	—	-	—	Bank Select I	Register Shad	ow			x xxxx	u uuuu		
FE7h	PCLATH_ SHAD	_	Program Cou	inter Latch Hig	gh Register Sh	adow				-xxx xxxx	uuuu uuuu		
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	inter Shadow					XXXX XXXX	uuuu uuuu		
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Po	inter Shadow					XXXX XXXX	uuuu uuuu		
FEAh	FSR1L_ SHAD	Indirect Data	Memory Addr	ess 1 Low Poi	inter Shadow					****	uuuu uuuu		
FEBh	FSR1H_ SHAD	Indirect Data	Memory Addr		XXXX XXXX	uuuu uuuu							
FECh	—	Unimplement	ted		_	_							
FEDh	STKPTR	_	_		1 1111	1 1111							
FEEh	TOSL	Top of Stack	Low byte							XXXX XXXX	uuuu uuuu		
FEFh	TOSH	—	Top of Stack	High byte						-xxx xxxx	-uuu uuuu		

Legend:x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1704 only.

3: PIC16(L)F1708 only.

4: Unimplemented on PIC16LF1704/8.

4.2 Register Definitions: Configuration Words

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1
		FCMEN	IESO	CLKOUTEN	BORE	EN<1:0>	_
		bit 13					bit 8
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
CP ⁽¹⁾	MCLRE	PWRTE	WDT	E<1:0>		FOSC<2:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	P = Programm	able bit	U = Unimpleme	ented bit, rea	id as '1'	
'0' = Bit is cle	eared	'1' = Bit is set		-n = Value whe	n blank or af	ter Bulk Erase	
bit 13 bit 12	FCMEN: Fail 1 = Fail-Safe 0 = Fail-Safe IESO: Internal 1 = Internal/E	-Safe Clock Mor Clock Monitor a Clock Monitor is al External Switch	nitor Enable b ind internal/e s disabled shover bit ver mode is e	bit xternal switchove enabled	er are both er	nabled.	
bit 11	0 = Internal/E CLKOUTEN: If FOSC conf This bit is All other FOS 1 = CLK0 0 = CLK0	External Switcho Clock Out Enal iguration bits are ignored, CLKO <u>C modes</u> : OUT function is OUT function is	ver mode is o ble bit <u>e set to LP, X</u> UT function i disabled. I/O enabled on tl	T <u>, HS modes</u> : s disabled. Oscill function on the C ne CLKOUT pin	ator function CLKOUT pin.	on the CLKOUT	pin.
bit 10-9	BOREN<1:0: 11 = BOR en 10 = BOR en 01 = BOR co 00 = BOR dis	>: Brown-out Re abled abled during op ntrolled by SBO sabled	eset Enable b eration and d REN bit of th	its lisabled in Sleep e BORCON regis	ster		
bit 8	Unimplemen	ted: Read as '1	,				
bit 7	CP : Code Pro 1 = Program 0 = Program	otection bit ⁽¹⁾ memory code p memory code p	rotection is d	isabled nabled			
bit 6	MCLRE: MCI <u>If LVP bit = 1</u> This bit is <u>If LVP bit = 0</u> 1 = <u>MCLF</u> 0 = MCLF WPUE	IR/VPP Pin Fun i ignored. N/VPP pin function VPP pin function 5 bit.	n is MCLR; W	iea <u>k pull-</u> up enable ut; MCLR internall	ed. y disabled; W	/eak pull-up unde	r control of
bit 5	PWRTE : Pov 1 = PWRT d 0 = PWRT e	ver-up Timer En isabled nabled	able bit				
bit 4-3	WDTE<1:0>: 11 = WDT en 10 = WDT en 01 = WDT co 00 = WDT dis	Watchdog Time abled abled while run ntrolled by the S sabled	er Enable bit ning and disa SWDTEN bit i	bled in Sleep in the WDTCON i	register		

REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

5.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 5-3 and Table 5-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	x	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	x	0	Illegal, \overline{PD} is set on \overline{POR}
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 5-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 5-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

6.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Secondary Oscillator and RC).

FIGURE 6-9: FSCM BLOCK DIAGRAM



6.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 6-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

6.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

6.5.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

6.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note:	Due to the wide range of oscillator start-up
	times, the Fail-Safe circuit is not active
	during oscillator start-up (i.e., after exiting
	Reset or Sleep). After an appropriate
	amount of time, the user should check the
	Status bits in the OSCSTAT register to
	verify the oscillator start-up and that the
	system clock switchover has successfully
	completed.

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
TMR1GIF	- ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF			
bit 7							bit 0			
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is s	et	'0' = Bit is clea	ared							
bit 7	TMR1GIF: Tin	ner1 Gate Inte	rrupt Flag bit							
	1 = Interrupt is	s pending								
hit C		s not pending			:.					
טונ ט		-io-Digital Con	verter (ADC)	merrupt Flag b	л					
	0 = Interrupt is	s not pending								
bit 5	RCIF: USART	Receive Inter	rupt Flag bit							
	1 = Interrupt is	s pending	-							
	0 = Interrupt is	s not pending								
bit 4	TXIF: USART	Transmit Inter	rupt Flag bit							
	1 = Interrupt is	s pending								
hit 2		s not penaing		Interrupt Ele-	h:t					
DIC 3	SSP1IF: Sync	nionous Seria	i Port (IVISSP)	interrupt Flag	DIL					
	1 = Interrupt is 0 = Interrupt is	s not pending								
bit 2	CCP1IF: CCP	1 Interrupt Fla	g bit							
	1 = Interrupt is	spending	-							
	0 = Interrupt is	s not pending								
bit 1	TMR2IF: Time	er2 to PR2 Inte	rrupt Flag bit							
	1 = Interrupt is	s pending								
h :+ 0			to much Elec 1	:4						
dit U		eri Overtiow In	terrupt Hag b	JI						
	$\perp = interrupt is$ 0 = Interrupt is	s penaing								
Note:	Interrupt flag bits a	re set when an	interrupt							
(ts corresponding e	egaratess of the	e Global							
	Enable bit, GIE, of	f the INTCON	register.							
I	User software	should ensu	ure the							
í	appropriate interru	ipt flag bits a	ire clear							
F	prior to enabling ar	n interrupt.								

REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

8.2 Low-Power Sleep Mode

The PIC16F1704/8 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode. The PIC16F1704/8 allows the user to optimize the operating current in Sleep, depending on the application requirements.

A Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. With this bit set, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The Low-Power Sleep mode is intended for use only with the following peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source<100 kHz)

Note: The PIC16LF1704/8 does not have a configurable Low-Power Sleep mode. PIC16LF1704/8 is an unregulated device and is always in the lowest power state when in Sleep, with no wake-up time penalty. This device has a lower maximum VDD and I/O voltage than the PIC16F1704/8. See Section 32.0 "Electrical Specifications" for more information.

REGISTER 12-4: PPSLOCK: PPS LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
_	—	—	_	—	—	_	PPSLOCKED
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
'1' = Bit is set	langed	'0' = Bit is clea	ared				

bit 7-1 Unimplemented: Read as '0'

bit 0 **PPSLOCKED:** PPS Locked bit

 $\ensuremath{\texttt{1=PPS}}$ is locked. PPS selections can not be changed.

0= PPS is not locked. PPS selections can be changed.

REGISTER 13-4: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBP7	IOCBP6	IOCBP5	IOCBP4		—	—	—
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as ')'	

u = Bit is unchan	ged x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	
bit 7-4	IOCBP<7:4>: Interrupt-on-Change PORTB Pos	sitive Edge Enable bits

	Toobi (1.42. Interrupt on onlarge rortron oblive Edge Enable bits
	1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCBFx bit and IOCIF flag will be set upon
	detecting an edge.
	0 = Interrupt-on-Change disabled for the associated pin.
bit 3-0	Unimplemented: Read as '0'

Note 1: PIC16(L)F1708 only.

REGISTER 13-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 **IOCBN<7:4>:** Interrupt-on-Change PORTB Negative Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

bit 3-0 Unimplemented: Read as '0'

Note 1: PIC16(L)F1708 only.

REGISTER 13-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER⁽¹⁾

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0
IOCBF7	IOCBF6	IOCBF5	IOCBF4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-4	IOCBF<7:4>: Interrupt-on-Change PORTB Flag bits
	 An enabled change was detected on the associated pin.
	Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was
	detected on RBx.
	0 = No change was detected, or the user cleared the detected change.

bit 3-0 Unimplemented: Read as '0'

Note 1: PIC16(L)F1708 only.

16.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 32-18: Comparator Specifications for more details. the hardware and software relying on this signal. Therefore, a digital filter has been added to the comparator output to suppress the comparator output oscillation. Once the comparator output changes, the output is prevented from reversing the change for a nominal time of 20 ns. This allows the comparator output to stabilize without affecting other dependent devices. Refer to Figure 16-3.

16.9 Zero Latency Filter

In high-speed operation, and under proper circuit conditions, it is possible for the comparator output to oscillate. This oscillation can have adverse effects on

FIGURE 16-3: COMPARATOR ZERO LATENCY FILTER OPERATION





FIGURE 18-10: HALF-BRIDGE MODE COG OPERATION WITH CCP1 AND PHASE DELAY



FIGURE 18-11: PUSH-PULL MODE COG OPERATION WITH CCP1



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	TRIGSE	L<3:0> ⁽¹⁾		_	_	_	_
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is ur	nchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is s	et	'0' = Bit is cle	ared				
bit 7-4	TRIGSEL<3	:0>: Auto-Conv	ersion Triaaer	Selection bits ⁽¹)		
		auto convorsior	trigger soloct	od			
	0000 - 1000		i ingger seleci	eu			
		ו -					
	0010 - CCF	-z r0 T0 overfle	(2)				
	0011 - Time	$T_{10} = T_{10} = 0$	(2)				
	0100 - Time	$r^2 = T^2$ motob	Jvv ,				
	0101 = 1000	$r_2 - r_2$ match					
	0110 - CO	1 parator C1 – C					
			2001_Sync				
	1000 - CLC	$1 - LC1_out$					
	1001 - CLC	$2 - LC2_0ut$					
	1010 - CLC	orved					
	1011 - Res	erveu erv – Tv match					
1101 = Timer6 - T6 match							
1110 = Deconvod							
h:+ 0 0			o.'				
DIT 3-0	Unimpleme	nted: Read as '	0.				
Note 1.	a 1. This is a rising edge sensitive input for all sources						

REGISTER 20-3: ADCON2: ADC CONTROL REGISTER 2

- This is a rising edge sensitive input for all sources. Note 1:
 - 2: Signal also sets its corresponding interrupt flag.

26.6 CCP/PWM Clock Selection

The PIC16(L)F1704/8 allows each individual CCP and PWM module to select the timer source that controls the module. Each module has an independent selection.

As there are up to three 8-bit timers with auto-reload (Timer2, Timer4, and Timer6), PWM mode on the CCP and PWM modules can use any of these timers.

The CCPTMRS register is used to select which timer is used.

26.7 Register Definitions: CCP/PWM Timers Control

REGISTER 26-2: CCPTMRS: PWM TIMER SELECTION CONTROL REGISTER 0

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| P4TSE | L<1:0> | P3TSE | L<1:0> | C2TSE | EL<1:0> | C1TSE | EL<1:0> |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit W		W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets	
'1' = Bit is set		'0' = Bit is cleared		
bit 7-6	P4TSEL<1:0	>: PWM4 Timer Selection		
11 = Reserved 10 = PWM4 is based off Timer6 01 = PWM4 is based off Timer4 00 = PWM4 is based off Timer2				
bit 5-4	P3TSEL<1:0	>: PWM3 Timer Selection		
11 = Reserved 10 = PWM3 is based off Timer6 01 = PWM3 is based off Timer4 00 = PWM3 is based off Timer2				
bit 3-2 C2TSEL<1:0>: CCP2 (PWM2) Timer Selection				
 11 = Reserved 10 = CCP2 is based off Timer6 in PWM mode 01 = CCP2 is based off Timer4 in PWM mode 00 = CCP2 is based off Timer2 in PWM mode 				
bit 1-0	C1TSEL<1:0	CCP1 (PWM1) Timer Sele	ction	
11 = Reserved 10 = CCP1 is based off Timer6 in PWM mode 01 = CCP1 is based off Timer4 in PWM mode 00 = CCP1 is based off Timer2 in PWM mode				

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note:	The Timer postscaler (see Section 26.1
	"Timer2 Operation") is not used in the
	determination of the PWM frequency.

27.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 27-2 is used to calculate the PWM pulse width.

Equation 27-3 is used to calculate the PWM duty cycle ratio.

EQUATION 27-2: PULSE WIDTH

 $Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$

TOSC • (TMR2 Prescale Value)

EQUATION 27-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PR2 + 1)}$$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 27-4).

27.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 27-4.

EQUATION 27-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + I)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

29.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 29-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

29.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 29-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

29.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

29.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

29.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 29.5.1.2 "Clock Polarity"**.

29.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

29.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSEL bit must be
	cleared for the receiver to function.

29.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

29.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters

will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

29.5.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

29.5.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

^{© 2013-2015} Microchip Technology Inc.

MOVIW	Move INDFn to W				
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]				
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31				
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{•} \ &\text{FSR} + 1 \ (\text{preincrement}) \\ &\text{•} \ &\text{FSR} + 1 \ (\text{predecrement}) \\ &\text{•} \ &\text{FSR} + k \ (\text{relative offset}) \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{•} \ &\text{FSR} + 1 \ (\text{all increments}) \\ &\text{•} \ &\text{FSR} + 1 \ (\text{all decrements}) \\ &\text{•} \ &\text{Unchanged} \end{split}$				
Status Affected:	Z				

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB	Move literal to BSR

Syntax:	[<i>label</i>]MOVLB k			
Operands:	$0 \leq k \leq 31$			
Operation:	$k \rightarrow BSR$			
Status Affected:	None			
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).			

MOVLP	Move literal to PCLATH					
Syntax:	[<i>label</i>]MOVLP k					
Operands:	$0 \le k \le 127$					
Operation:	$k \rightarrow PCLATH$					
Status Affected:	None					
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.					
MOVLW	Move literal to W					
Syntax:	[<i>label</i>] MOVLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k \rightarrow (W)$					
Status Affected:	None					

Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.				
Words:	1				
Cycles:	1				
Example:	MOVLW 0x5A				
	After Instruction W = 0x5A				

MOVWF	Move W to f					
Syntax:	[<i>label</i>] MOVWF f					
Operands:	$0 \leq f \leq 127$					
Operation:	$(W) \rightarrow (f)$					
Status Affected:	None					
Description:	Move data from W register to register 'f'.					
Words:	1					
Cycles:	1					
Example:	MOVWF OPTION_REG					
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F					

TABLE 32-8: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур.†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%	—	16.0		MHz	3.2V, 25°C
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency ⁽¹⁾	±2%	_	500		kHz	
OS09	LFosc	Internal LFINTOSC Frequency	—	_	31	_	kHz	$-40^\circ C \le T_A \le +125^\circ C$
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	-	_	3.2	8	μS	
		MFINTOSC Wake-up from Sleep Start-up Time	—	—	24	35	μS	

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

FIGURE 32-6: HFINTOSC AND MFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE



Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 33-1: IDD, LP Oscillator Mode, Fosc = 32 kHz. PIC16LF1704/8 Only.



FIGURE 33-2: IDD, LP Oscillator Mode, Fosc = 32 kHz. PIC16F1704/8 Only.



FIGURE 33-3: IDD Typical, XT and EXTRC Oscillator. PIC16LF1704/8 Only.



FIGURE 33-4: IDD Maximum, XT and EXTRC Oscillator. PIC16LF1704/8 Only.



FIGURE 33-5: IDD Typical, XT and EXTRC Oscillator. PIC16F1704/8 Only.



FIGURE 33-6: IDD Maximum, XT and EXTRC Oscillator. PIC16F1704/8 Only.