



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f886t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

			,	,			•		,	
0/1	28-Pin PDIP/SOIC/SSOP	Analog	Comparators	Timers	ЕССР	EUSART	dSSM	Interrupt	Pull-up	Basic
RA0	2	AN0/ULPWU	C12IN0-	—	—	_	—	—		—
RA1	3	AN1	C12IN1-	—	—	_	—	—	—	—
RA2	4	AN2	C2IN+	—	—	_		_		VREF-/CVREF
RA3	5	AN3	C1IN+	—	—	—	—	—	—	Vref+
RA4	6	—	C1OUT	TOCKI	_	_	_	_	_	—
RA5	7	AN4	C2OUT	—	_	-	SS	—	_	—
RA6	10	—	_	—	—	_	_	—		OSC2/CLKOUT
RA7	9	—	—	—	—	_	—	—	—	OSC1/CLKIN
RB0	21	AN12	_	—	—		_	IOC/INT	Y	—
RB1	22	AN10	C12IN3-	—	P1C		_	IOC	Y	—
RB2	23	AN8		—	P1B		_	IOC	Y	—
RB3	24	AN9	C12IN2-	—	—		_	IOC	Y	PGM
RB4	25	AN11		—	P1D		_	IOC	Y	—
RB5	26	AN13	_	T1G	—	_	—	IOC	Y	—
RB6	27	—	_		—	_	—	IOC	Y	ICSPCLK
RB7	28	—	_	_	—	-	—	IOC	Y	ICSPDAT
RC0	11	—	_	T1OSO/T1CKI	—	-	_	—	—	—
RC1	12	_		T1OSI	CCP2	_	—	—	_	_
RC2	13	—			CCP1/P1A	_	—	—		
RC3	14	—	_	_	—	-	SCK/SCL	—	_	_
RC4	15	—		_	_		SDI/SDA	—	_	_
RC5	16	—		—	—	_	SDO	—	_	—
RC6	17	—			—	TX/CK	—	—		
RC7	18	_		_	_	RX/DT	—	—	_	_
RE3	1	—	_	—	—	_	—	—	Y(1)	MCLR/VPP
	20	—					—	_	_	Vdd
—	8	—	_		—	_	—	—	—	Vss
_	19	—	_	—	—	_	—	—	_	Vss

TABLE 1: 28-PIN PDIP, SOIC, SSOP ALLOCATION TABLE (PIC16F882/883/886)

Note 1: Pull-up activated only with external MCLR configuration.

Pin Diagrams – PIC16F882/883/886, 28-Pin QFN



TABLE 1-2: PIC16F884/887 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RB4/AN11	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN11	AN	—	A/D Channel 11.
RB5/AN13/T1G	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN13	AN	—	A/D Channel 13.
	T1G	ST	_	Timer1 Gate input.
RB6/ICSPCLK	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPCLK	ST	—	Serial Programming Clock.
RB7/ICSPDAT	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPDAT	ST	TTL	ICSP™ Data I/O.
RC0/T1OSO/T1CKI	RC0	ST	CMOS	General purpose I/O.
	T1OSO	—	XTAL	Timer1 oscillator output.
	T1CKI	ST		Timer1 clock input.
RC1/T1OSI/CCP2	RC1	ST	CMOS	General purpose I/O.
	T1OSI	XTAL		Timer1 oscillator input.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
RC2/P1A/CCP1	RC2	ST	CMOS	General purpose I/O.
	P1A	ST	CMOS	PWM output.
	CCP1	—	CMOS	Capture/Compare/PWM1.
RC3/SCK/SCL	RC3	ST	CMOS	General purpose I/O.
	SCK	ST	CMOS	SPI clock.
	SCL	ST	OD	I [∠] C [™] clock.
RC4/SDI/SDA	RC4	ST	CMOS	General purpose I/O.
	SDI	ST		SPI data input.
/	SDA	ST	OD	I ² C data input/output.
RC5/SDO	RC5	ST	CMOS	General purpose I/O.
	SDO	_	CMOS	SPI data output.
RC6/TX/CK	RC6	SI	CMOS	General purpose I/O.
	IX		CMOS	EUSART asynchronous transmit.
	CK	SI	CMOS	EUSART synchronous clock.
RC7/RX/D1	RC7	SI	CMOS	General purpose I/O.
	RX	51	_	
PD0			CMOS	EUSART synchronous data.
RD0	RD0		CMOS	
RDI	RD1		CMOS	
RD2	RD2		CMOS	
PD/	RD3	11L 771	CMOS	
RD5/P1B		TTI	CMOS	General purpose I/O
	P1R		CMOS	
	RDe	 	CMOS	
	P1C		CMOS	
Locondi AN - Analog				P compatible input or output P $OD = Open Drain$
TTL = TTL compat HV = High Voltage	ible input	ST XTAL	= Schm = Cryst	all

2.2.2.3 INTCON Register

The INTCON register, shown in Register 2-3, is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTB change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER DEFINITIONS: INTERRUPT CONTROL REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RBIE ⁽¹⁾	T0IF ⁽²⁾	INTF	RBIF
bit 7							bit 0

		U = Unimplemented bit, read as '0'			
POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts					
PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral in 0 = Disables all peripheral interrupts	terrupts				
TolE: Timer0 Overflow Interrupt Enable 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt	e bit				
INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt					
RBIE: PORTB Change Interrupt Enable 1 = Enables the PORTB change interru 0 = Disables the PORTB change interru	e bit ⁽¹⁾ ipt upt				
TolF: Timer0 Overflow Interrupt Flag bit ⁽²⁾ 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow					
INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not o	(must be cleared in software) ccur				
RBIF: PORTB Change Interrupt Flag bit 1 = When at least one of the PORTB general purpose I/O pins changed state (must be cleared in software 0 = None of the PORTB general purpose I/O pins have changed state					
	GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral in 0 = Disables all peripheral interrupts TOIE: Timer0 Overflow Interrupt Enable 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt 0 = Disables the INT external interrupt RBIE: PORTB Change Interrupt Enable 1 = Enables the PORTB change interrupt 0 = Disables the PORTB change interrupt 0 = Disables the PORTB change interrupt 1 = TMR0 register has overflowed (mustor) 0 = TMR0 register did not overflow INTF: INT External Interrupt Flag bit 1 = The INT external interrupt did not o RBIF: PORTB Change Interrupt Flag bit 1 = The INT external interrupt did not o RBIF: PORTB Change Interrupt Flag bit 1 = When at least one of the PORTB geored purposed 0 = None of the PORTB general purposed 0 = None of the PORTB ge	 GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TOIE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt 0 = Disables the INT external interrupt 0 = Disables the PORTB change interrupt RBIE: PORTB Change Interrupt Flag bit⁽¹⁾ 1 = Enables the PORTB change interrupt 0 = Disables the PORTB change interrupt 0 = Disables the PORTB change interrupt 0 = Timer0 Overflow Interrupt Flag bit⁽²⁾ 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: INT External Interrupt Flag bit 1 = The INT external interrupt coccurred (must be cleared in software) 0 = The INT external interrupt Flag bit 1 = When at least one of the PORTB general purpose I/O pins change 0 = None of the PORTB general purpose I/O pins have changed state 			

Note 1: IOCB register must also be enabled.

2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.

2.2.2.8 PCON Register

The Power Control (PCON) register (see Register 2-8) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the <u>Ultra Low-Power</u> Wake-up and software enable of the BOR.

REGISTER DEFINITIONS: PCON

REGISTER 2-8: PCON: POWER CONTROL REGISTER

U-0	U-0	R/W-0	R/W-1	U-0	U-0	R/W-0	R/W-x
—	—	ULPWUE	SBOREN ⁽¹⁾	_	_	POR	BOR
bit 7							bit 0

Legend:									
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7-6	Unimplemen	ted: Read as '0'							
bit 5	ULPWUE: Ult	tra Low-Power Wake-up Ena	ble bit						
	1 = Ultra Low-Power Wake-up enabled								
	0 = Ultra Low	-Power Wake-up disabled							
bit 4	SBOREN: So	oftware BOR Enable bit ⁽¹⁾							
	1 = BOR enal	bled							
	0 = BOR disa	bled							
bit 3-2	Unimplemen	ted: Read as '0'							
bit 1	POR: Power-	on Reset Status bit							
	1 = No Power-on Reset occurred								
	0 = A Power-0	on Reset occurred (must be	set in software after a Power-o	on Reset occurs)					
bit 0 BOR: Brown-out Reset Status bit									
0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)									

Note 1: BOREN<1:0> = 01 in the Configuration Word Register 1 for this bit to control the \overline{BOR} .

3.2.3.4 RA3/AN3/VREF+/C1IN+

Figure 3-4 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose input
- an analog input for the ADC
- a positive voltage reference input for the ADC and CVREF
- a positive analog input to Comparator C1



3.2.3.5 RA4/T0CKI/C1OUT

Figure 3-5 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- a clock input for Timer0
- a digital output from Comparator C1



3.5.4 RC3/SCK/SCL

Figure 3-14 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- a SPI clock
- an I²C[™] clock



FIGURE 3-14: BLOCK DIAGRAM OF RC3

3.5.5 RC4/SDI/SDA

Figure 3-15 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- a SPI data I/O
- an I²C data I/O

FIGURE 3-15: BLOCK DIAGRAM OF RC4



3.5.6 RC5/SDO

Figure 3-16 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- · a serial data output





4.4.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 4-3). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 4-3 and Figure 4-4 show typical circuits for quartz crystal and ceramic resonators, respectively.





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)



CERAMIC RESONATOR OPERATION (XT OR HS MODE)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CM2CON1	MC1OUT	MC2OUT	C1RSEL	C2RSEL	—	—	T1GSS	C2SYNC	92
INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	32
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	33
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	35
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								78
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							78	
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	81

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.





3: Q1 is held high during Sleep mode.





9.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (See TRIS register)
 - Configure pin as analog
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - · Select result format
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: See Section 9.3 "A/D Acquisition Requirements".

EXAMPLE 9-1: A/D CONVERSION ;This code block configures the ADC ; for polling, Vdd and Vss as reference, Frc clock and AN0 input. ;Conversion start & polling for completion ; are included. ; BANKSEL ADCON1 MOVLW B'10000000' ; right justify ;Vdd and Vss as Vref MOVWF ADCON1 BANKSEL TRISA ; BSF TRISA,0 ;Set RA0 to input BANKSEL ANSEL ANSEL,0 BSF ;Set RA0 to analog BANKSEL ADCON0 ; B'11000001' ;ADC Frc clock, MOVLW MOVWF ADCON0 ;AN0, On CALL SampleTime ;Acquisiton delay BSF ADCON0,GO ;Start conversion ADCON0,GO ;Is conversion done? BTFSC GOTO \$-1 ;No, test again BANKSEL ADRESH ; MOVF ADRESH,W ;Read upper 2 bits MOVWF RESULTHI ;store in GPR space BANKSEL ADRESL ; MOVF ADRESL,W ;Read lower 8 bits MOVWF RESULTLO ;Store in GPR space

10.1.2 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDAT register; therefore, it can be read in the next instruction. EEDAT will hold this value until another read or until it is written to by the user (during a write operation).

FXAMPI	F 10-1	ΔΔΤΔ	FFPROM	RFAD
	L IV-I.			NLAD

BANKSEL	EEADR	;
MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	;Data Memory
		;Address to read
BANKSEL	EECON1	;
BCF	EECON1, EEPGD	;Point to DATA memory
BSF	EECON1, RD	;EE Read
BANKSEL	EEDAT	;
MOVF	EEDAT, W	;W = EEDAT
BCF	STATUS, RP1	;Bank 0

10.1.3 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

		BANKSEL	EEADR		;
		MOVLW	DATA_EE_	_ADDR	;
		MOVWF	EEADR		;Data Memory Address to write
		MOVLW	DATA_EE_DATA		;
		MOVWF	EEDAT		;Data Memory Value to write
		BANKSEL	EECON1		i
		BCF	EECON1,	EEPGD	;Point to DATA memory
		BSF	EECON1,	WREN	;Enable writes
		5.65		a	
		BCF	INTCON,	GIE	;Disable INTs.
		BTFSC	INTCON,	GIE	;SEE AN576
		GOTO	\$-2		
IΓ		MOVLW	55h		;
l I ·	e g	MOVWF	EECON2		;Write 55h
H	nen luite	MOVLW	AAh		;
	eq.	MOVWF	EECON2		;Write AAh
11	- v	BSF	EECON1,	WR	;Set WR bit to begin write
[_		BSF	INTCON,	GIE	;Enable INTs.
		SLEEP			;Wait for interrupt to signal write complete
		BCF	EECON1,	WREN	;Disable writes
		BCF	STATUS,	RP0	;Bank 0
		BCF	STATUS,	RP1	
1					

EXAMPLE 10-2: DATA EEPROM WRITE

10.1.4 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must write the Least and Most Significant address bits to the EEADR and EEADRH registers, set the EEPGD control bit of the EECON1 register, and then set control bit RD. Once the read control bit is set, the program memory Flash controller will use the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDAT and EEDATH registers; therefore, it can be read as two bytes in the following instructions.

EEDAT and EEDATH registers will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a 2-cycle instruction on the next instruction after the RD bit is set.
 - If the WR bit is set when EEPGD = 1, it will be immediately reset to '0' and no operation will take place.

EXAMPLE 10-3: FLASH PROGRAM READ

	BANKSEL	EEADR	i
	MOVLW	MS_PROG_EE_ADDR	i
	MOVWF	EEADRH	;MS Byte of Program Address to read
	MOVLW	LS_PROG_EE_ADDR	;
	MOVWF	EEADR	;LS Byte of Program Address to read
	BANKSEL	EECON1	;
	BSF	EECON1, EEPGD	;Point to PROGRAM memory
- ⁰	BSF	EECON1, RD	;EE Read
irec enc			
nbe			;First instruction after BSF EECON1,RD executes normally
Se Re	NOP		
	NOP		;Any instructions here are ignored as program
_			;memory is read in second cycle after BSF EECON1,RD
;			
	BANKSEL	EEDAT	i
	MOVF	EEDAT, W	;W = LS Byte of Program Memory
	MOVWF	LOWPMBYTE	;
	MOVF	EEDATH, W	;W = MS Byte of Program EEDAT
	MOVWF	HIGHPMBYTE	;
	BCF	STATUS, RP1	;Bank 0

REGISTER 11-3: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ECCPAS	SE ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0			
bit 7							bit 0			
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	ECCPASE: If 1 = A shutdo 0 = ECCP ou	ECCP Auto-Shu wn event has o itputs are opera	utdown Event S ccurred; ECCF ating	Status bit Poutputs are in	n shutdown stat	te				
Dit 0-4	ECCPAS<2:0>: ECCP Auto-shutdown Source Select bits 000 = Auto-Shutdown is disabled 001 = Comparator C1 output high 010 = Comparator C2 output high ⁽¹⁾ 011 = Either Comparators output is high 100 = VIL on INT pin 101 = VIL on INT pin or Comparator C1 output high 110 = VIL on INT pin or Comparator C2 output high									
bit 3-2	PSSACn: Pi 00 = Drive pi 01 = Drive pi 1x = Pins P1	PSSACn: Pins P1A and P1C Shutdown State Control bits 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state								
bit 1-0	PSSBDn: Pi 00 = Drive pi 01 = Drive pi 1x = Pins P1	ns P1B and P1 ns P1B and P1 ns P1B and P1 B and P1D tri-s	D Shutdown St D to '0' D to '1' state	ate Control bits	5					
Note 1:	If C2SYNC is ena	bled, the shutd	own will be del	ayed by Timer	1.					

Note 1:	The auto-shutdown condition is a level-
	based signal, not an edge-based signal.
	As long as the level is present, the auto-
	shutdown will persist.

- 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.
- **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.

FIGURE 12-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	bit 0 x bit 1 x bit 2 x bit 3 x bit 4 x bit 5 x bit 6 x bit 7
TX/CK pin (SCKP = 1) Write to bit SREN	
SREN bit	· · · · · · · · · · · · · · · · · · ·
CREN bit RCIF bit (Interrupt)	
Read RXREG Note: Timing d	agram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

TABLE 12-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCTL	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	159
INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	32
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	33
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	35
RCREG	EUSART R	eceive Data	a Register						155
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	158
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	160
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	160
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	54
TXREG	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	157

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Configuration Bits 14.1

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 14-1. These bits are mapped in program memory location 2007h and 2008h, respectively.

Address 2007h and 2008h are beyond the Note: user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC16F88X Memory Programming Specification" (DS41287) for more information.

REGISTER DEFINITIONS: CONFIGURATION WORDS

REGISTER 14-1: CONFIG1: CONFIGURATION WORD REGISTER 1

DEBUG	LVP	FCMEN	IESO	BOREN<1:0>
bit 13				bit 8

CPD	CP	MCLRE	PWRTE	WDTE	FOSC<2:0>								
bit 7						bit 0							
bit 13	DEBUG: In-Circui 1 = In-Circuit Deb 0 = In-Circuit Deb	DEBUG: In-Circuit Debugger Mode bit 1 = In-Circuit Debugger disabled, RB6/ICSPCLK and RB7/ICSPDAT are general purpose I/O pins 0 = In-Circuit Debugger enabled, RB6/ICSPCLK and RB7/ICSPDAT are dedicated to the debugger											
bit 12	LVP: Low Voltage 1 = RB3/PGM p 0 = RB3 pin is d	LVP: Low Voltage Programming Enable bit 1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 pin is digital I/O, HV on MCLR must be used for programming											
bit 11	FCMEN: Fail-Safe 1 = Fail-Safe Cloc 0 = Fail-Safe Cloc	FCMEN: Fail-Safe Clock Monitor Enabled bit 1 = Fail-Safe Clock Monitor is enabled 0 = Fail-Safe Clock Monitor is disabled											
bit 10	IESO: Internal Ext 1 = Internal/Extern 0 = Internal/Extern	IESO: Internal External Switchover bit 1 = Internal/External Switchover mode is enabled 0 = Internal/External Switchover mode is disabled											
bit 9-8	BOREN<1:0>: Br 11 = BOR enable 10 = BOR enable 01 = BOR control 00 = BOR disable	own-out Reset Se d d during operatior led by SBOREN b d	election bits ⁽¹⁾ n and disabled in Sl bit of the PCON reg	eep ister									
bit 7	CPD: Data Code 1 = Data memory 0 = Data memory	Protection bit ⁽²⁾ code protection is code protection is	s disabled s enabled										
bit 6	CP : Code Protect 1 = Program mem 0 = Program mem	ion bit ⁽³⁾ nory code protecti nory code protecti	on is disabled on is enabled										
bit 5	MCLRE: <u>RE3/MC</u> 1 = RE3/ <u>MCLR</u> pi 0 = RE3/MCLR pi	ER pin function son n function is MCL n function is digita	elect bit ⁽⁴⁾ R al input, MCLR inter	nally tied to VDD									
bit 4	PWRTE: Power-u 1 = PWRT disable 0 = PWRT enable	ip Timer Enable b ed ed	it										
bit 3	WDTE: Watchdog 1 = WDT enabled 0 = WDT disabled	Timer Enable bit and can be enat	bled by SWDTEN b	t of the WDTCON	register								
bit 2-0	FOSC<2:0>: Osci 111 = RC oscillat 110 = RCIO osci 101 = INTOSC osci 100 = INTOSCIC 011 = EC: I/O fur 010 = HS oscillat 001 = XT oscillat 000 = LP oscillat	illator Selection bi tor: CLKOUT function scillator: I/O function scillator: CLKOUT o oscillator: I/O fur notion on RA6/OS tor: High-speed cr or: Crystal/resona or: Low-power cry	its on RA6/OSC2/CLI function on RA6/OS nction on RA6/OS C2/CLKOUT pin, C Cystal/resonator on I ator on RA6/OSC2/ //stal on RA6/OSC2/	CLKOUT pin, RC (OUT pin, RC on l (C2/CLKOUT pin, l 2/CLKOUT pin, l/C (LKIN on RA7/OSC RA6/OSC2/CLKOI CLKOUT and RA7 (CLKOUT and RA7)	on RA7/OSC1/CLKIN RA7/OSC1/CLKIN /O function on RA7/OSC1/CLKIN 0 function on RA7/OSC1/CLKIN 21/CLKIN JT and RA7/OSC1/CLKIN /OSC1/CLKIN 7/OSC1/CLKIN								
Note 1: 2:	Enabling Brown-out Res	et does not auton M will be erased v	natically enable Pow	wer-up Timer. ection is turned off.									

- 3:
- The entire program memory will be erased when the code protection is turned off. When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled. 4:

Register	Address	Power-on Reset	MCLR Reset WDT Reset (Continued) Brown-out Reset ⁽¹⁾	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out (Continued)
CM2CON1	109h	0000 00	0000 00	uuuu uu
EEDAT	10Ch	0000 0000	0000 0000	uuuu uuuu
EEADR	10Dh	0000 0000	0000 0000	uuuu uuuu
EEDATH	10Eh	00 0000	00 0000	uu uuuu
EEADRH	10Fh	0 0000	0 0000	u uuuu
SRCON	185h	0000 00-0	0000 00-0	uuuu uu-u
BAUDCTL	187h	01-0 0-00	01-0 0-00	uu-u u-uu
ANSEL	188h	1111 1111	1111 1111	uuuu uuuu
ANSELH	189h	1111 1111	1111 1111	uuuu uuuu
EECON1	18Ch	x000	q000	uuuu
EECON2	18Dh			

TABLE 14-4: INITIALIZATION CONDITION FOR REGISTER (CONTINUED)

 $\label{eq:logend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

- Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
 - 2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
 - **3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 4: See Table 14-5 for Reset value for specific condition.
 - **5:** If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.
 - 6: Accessible only when SSPCON register bits SSPM<3:0> = 1001.

TABLE 14-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during normal operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	uuu0 Ouuu	uuuu
Brown-out Reset	000h	0001 luuu	01u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

FIGURE 14-11:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING™ CONNECTION



14.10 Low-Voltage (Single-Supply) ICSP Programming

The LVP bit of the Configuration Word enables low-voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High-Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying V_{IHH} to the MCLR pin.
 - 2: While in Low-Voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
 - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal operating mode. If RB3 floats high, the PIC16F882/883/884/886/887 devices will enter Programming mode.
 - LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the CONFIG register.

If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted, that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only High-Voltage Programming mode can be used to program the device.

When using low-voltage ICSP, the part must be supplied at 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code-protect bits from an on state to an off state. For all other cases of low-voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs or user code can be reprogrammed or added.

17.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Тур.	Units	Conditions			
TH01	θја	Thermal Resistance	47.2	C/W	40-pin PDIP package			
		Junction to Ambient	24.4	C/W	44-pin QFN package			
			45.8	C/W	44-pin TQFP package			
			60.2	C/W	28-pin PDIP package			
			80.2	C/W	28-pin SOIC package			
			89.4	C/W	28-pin SSOP package			
			29	C/W	28-pin QFN package			
TH02	θJC	Thermal Resistance	24.7	C/W	40-pin PDIP package			
		Junction to Case	20.0	C/W	44-pin QFN package			
			14.5	C/W	44-pin TQFP package			
			29	C/W	28-pin PDIP package			
			23.8	C/W	28-pin SOIC package			
			23.9	C/W	28-pin SSOP package			
			20.0	C/W	28-pin QFN package			
TH03	TJ	Junction Temperature	150	С	For derated power calculations			
TH04	PD	Power Dissipation	—	W	PD = PINTERNAL + PI/O			
TH05	PINTERNAL	Internal Power Dissipation	—	W	PINTERNAL = IDD x VDD (Note 1)			
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$			
TH07	Pder	Derated Power	—	W	PDER = (TJ - TA)/θJA (Note 2, 3)			

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power (PDER).



FIGURE 17-16: SPI SLAVE MODE TIMING (CKE = 0)



