



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Not For New Designs   |
| Core Processor             | SH2A-FPU  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 100MHz  |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, SCI, SPI, USB   |
| Peripherals                | DMA, PWM, WDT   |
| Number of I/O              | 112   |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 64K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 8x12b   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 176-LQFP  |
| Supplier Device Package    | 176-LFQFP (24x24)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72145hdfp-v1">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72145hdfp-v1</a> |

## 5.8 Stack Status after Exception Handling Ends

The status of the stack after exception handling ends is as shown in table 5.11.


**Table 5.11 Stack Status After Exception Handling Ends**

| Exception Type                                  | Stack Status |  |
|---|--------------|--|
| Address error                                   | SP →         | Address of instruction after executed instruction 32 bits      |
|   |              | SR 32 bits   |
| Interrupt                                       | SP →         | Address of instruction after executed instruction 32 bits      |
|   |              | SR 32 bits   |
| Register bank error (overflow)<br>FPU exception | SP →         | Address of instruction after executed instruction 32 bits      |
|   |              | SR 32 bits   |
| Register bank error (underflow)                 | SP →         | Start address of relevant RESBANK instruction 32 bits          |
|   |              | SR 32 bits   |
| Trap instruction                                | SP →         | Address of instruction after TRAPA instruction 32 bits         |
|   |              | SR 32 bits   |
| Slot illegal instruction                        | SP →         | Jump destination address of delayed branch instruction 32 bits |
|   |              | SR 32 bits   |

**Table 8.7 Register Function in Repeat Transfer Mode**

| Register | Function               | Written Back Value             |   |
|----------|------------------------|--------------------------------|---|
|          |                        | CRAL is not 1                  | CRAL is 1   |
| SAR      | Source address         | Incremented/decremented/fixed* | DTS = 0: Incremented/decremented/fixed*<br>DTS = 1: SAR initial value |
| DAR      | Destination address    | Incremented/decremented/fixed* | DTS = 0: DAR initial value<br>DTS = 1: Incremented/decremented/fixed* |
| CRAH     | Transfer count storage | CRAH                           | CRAH  |
| CRAL     | Transfer count A       | CRAL – 1                       | CRAH  |
| CRB      | Transfer count B       | Not updated                    | Not updated   |

Note: \* Transfer information write-back is skipped.



**Figure 8.7 Memory Map in Repeat Transfer Mode  
(When Transfer Source is Specified as Repeat Area)**

| Name       | I/O    | Function  |
|------------|--------|---|
| WRL/DQMLL  | Output | Indicates that D7 to D0 are being written to.<br>Connected to the byte select signal when a SRAM with byte selection is connected.<br>Functions as the select signals for D7 to D0 when SDRAM is connected. |
| RASL, RASU | Output | Connected to $\overline{\text{RAS}}$ pin when SDRAM is connected.   |
| CASL, CASU | Output | Connected to $\overline{\text{CAS}}$ pin when SDRAM is connected.   |
| CKE        | Output | Connected to CKE pin when SDRAM is connected.   |
| WAIT       | Input  | External wait input   |
| BREQ       | Input  | Bus request input   |
| BACK       | Output | Bus enable output   |
| REFOUT     | Output | Refresh request output in bus-released state  |
| MD0        | Input  | Selects bus width (16 or 32 bits) of area 0.<br>It also selects the on-chip ROM enabled or disabled mode and external bus access enabled or disabled mode.  |

## 9.3 Area Overview

### 9.3.1 Address Map

In the architecture, this LSI has a 32-bit address space, which is divided into external address space and on-chip spaces (on-chip ROM, on-chip RAM, on-chip peripheral modules, and reserved areas) according to the upper bits of the address.

The kind of memory to be connected and the data bus width are specified in each partial space. The address map for the external address space is listed below.

| Bit   | Bit Name     | Initial Value | R/W       | Description   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
|-------|--------------|---------------|-----------|---|-------|-----|-----|-----------|---|---|--------------|--------|---|---|--------------|---------|---|--------------|---|--------|---|--------------|---|---------|
| 21    | SZSEL        | 0             | R/W       | <p>MPX-I/O Interface Bus Width Specification</p> <p>Specifies an address to select the bus width when the BSZ[1:0] of CS5BCR are specified as 11. This bit is valid only when area 5 is specified as MPX-I/O.</p> <p>0: Selects the bus width by address A14</p> <p>1: Selects the bus width by address A21</p> <p>The relationship between the SZSEL bit and bus width selected by A14 or A21 are summarized below.</p> <table><thead><tr><th>SZSEL</th><th>A14</th><th>A21</th><th>Bus Width</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Not affected</td><td>8 bits</td></tr><tr><td>0</td><td>1</td><td>Not affected</td><td>16 bits</td></tr><tr><td>1</td><td>Not affected</td><td>0</td><td>8 bits</td></tr><tr><td>1</td><td>Not affected</td><td>1</td><td>16 bits</td></tr></tbody></table> | SZSEL | A14 | A21 | Bus Width | 0 | 0 | Not affected | 8 bits | 0 | 1 | Not affected | 16 bits | 1 | Not affected | 0 | 8 bits | 1 | Not affected | 1 | 16 bits |
| SZSEL | A14          | A21           | Bus Width |   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
| 0     | 0            | Not affected  | 8 bits    |   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
| 0     | 1            | Not affected  | 16 bits   |   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
| 1     | Not affected | 0             | 8 bits    |   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
| 1     | Not affected | 1             | 16 bits   |   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
| 20    | MPXW         | 0             | R/W       | <p>MPX-I/O Interface Address Wait</p> <p>This bit setting is valid only when area 5 is specified as MPX-I/O. Specifies the address cycle insertion wait for MPX-I/O interface.</p> <p>0: Inserts no wait cycle</p> <p>1: Inserts 1 wait cycle</p>   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
|       | BAS          | 0             | R/W       | <p>SRAM with Byte Selection Byte Access Select</p> <p>This bit setting is valid only when area 5 is specified as SRAM with byte selection.</p> <p>Specifies the <math>\overline{WRxx}</math> and <math>RD/\overline{WR}</math> signal timing when the SRAM interface with byte selection is used.</p> <p>0: Asserts the <math>\overline{WRxx}</math> signal at the read timing and asserts the <math>RD/\overline{WR}</math> signal during the write access cycle.</p> <p>1: Asserts the <math>\overline{WRxx}</math> signal during the read access cycle and asserts the <math>RD/\overline{WR}</math> signal at the write timing.</p>   |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |
| 19    | —            | 0             | R         | <p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>  |       |     |     |           |   |   |              |        |   |   |              |         |   |              |   |        |   |              |   |         |

| Bit    | Bit Name | Initial Value | R/W | Descriptions   |
|--------|----------|---------------|-----|--|
| 15, 14 | DM[1:0]  | 00            | R/W | <p>Destination Address Mode</p> <p>These bits select whether the DMA destination address is incremented, decremented, or left fixed. (In single address mode, DM1 and DM0 bits are ignored when data is transferred to an external device with DACK.)</p> <p>00: Fixed destination address (Setting prohibited in 16-byte transfer)</p> <p>01: Destination address is incremented (+1 in 8-bit transfer, +2 in 16-bit transfer, +4 in 32-bit transfer, +16 in 16-byte transfer)</p> <p>10: Destination address is decremented (−1 in 8-bit transfer, −2 in 16-bit transfer, −4 in 32-bit transfer, setting prohibited in 16-byte transfer)</p> <p>11: Setting prohibited</p>                     |
| 13, 12 | SM[1:0]  | 00            | R/W | <p>Source Address Mode</p> <p>These bits select whether the DMA source address is incremented, decremented, or left fixed. (In single address mode, SM1 and SM0 bits are ignored when data is transferred from an external device with DACK.)</p> <p>00: Fixed source address (Setting prohibited in 16-byte-unit transfer)</p> <p>01: Source address is incremented (+1 in byte-unit transfer, +2 in word-unit transfer, +4 in longword-unit transfer, +16 in 16-byte-unit transfer)</p> <p>10: Source address is decremented (−1 in byte-unit transfer, −2 in word-unit transfer, −4 in longword-unit transfer, setting prohibited in 16-byte-unit transfer)</p> <p>11: Setting prohibited</p> |

(2) Examples of Phase Counting Mode Operation

In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes according to the count conditions.

(a) Phase counting mode 1

Figure 11.30 shows an example of phase counting mode 1 operation, and table 11.48 summarizes the TCNT up/down-count conditions.




Figure 11.30 Example of Phase Counting Mode 1 Operation

Table 11.48 Up/Down-Count Conditions in Phase Counting Mode 1

| TCLKA (Channel 1)<br>TCLKC (Channel 2) | TCLKB (Channel 1)<br>TCLKD (Channel 2) | Operation  |
|--|--|------------|
| High level                             |  | Up-count   |
| Low level                              |  |            |
|  | Low level                              |            |
|  | High level                             |            |
| High level                             |  | Down-count |
| Low level                              |  |            |
|  | High level                             |            |
|  | Low level                              |            |

[Legend]

- : Rising edge
- : Falling edge

#### (d) PWM Output Level Setting

In complementary PWM mode, the PWM pulse output level is set with bits OLSN and OLSP in timer output control register 1 (TOCR1) or bits OLS1P to OLS3P and OLS1N to OLS3N in timer output control register 2 (TOCR2).

The output level can be set for each of the three positive phases and three negative phases of 6-phase output.

Complementary PWM mode should be cleared before setting or changing output levels.

#### (e) Dead Time Setting

In complementary PWM mode, PWM pulses are output with a non-overlapping relationship between the positive and negative phases. This non-overlap time is called the dead time.

The non-overlap time is set in the timer dead time data register (TDDR). The value set in TDDR is used as the TCNT\_3 counter start value, and creates non-overlap between TCNT\_3 and TCNT\_4. Complementary PWM mode should be cleared before changing the contents of TDDR.

#### (f) Dead Time Suppressing

Dead time generation is suppressed by clearing the TDER bit in the timer dead time enable register (TDER) to 0. TDER can be cleared to 0 only when 0 is written to it after reading TDER = 1.

TGRA\_3 and TGRC\_3 should be set to  $1/2$  PWM carrier cycle + 1 and the timer dead time data register (TDDR) should be set to 1.

By the above settings, PWM waveforms without dead time can be obtained. Figure 11.41 shows an example of operation without dead time.





## 15.6 Usage Notes

Pay attention to the following points when using the WDT in either the interval timer or watchdog timer mode.

### 15.6.1 Timer Variation

After timer operation has started, the period from the power-on reset point to the first count up timing of WTCNT varies depending on the time period that is set by the TME bit of WTCSR. The shortest such time period is thus one cycle of the peripheral clock, P $\phi$ , while the longest is the result of frequency division according to the value in the CKS[2:0] bits. The timing of subsequent incrementation is in accord with the selected frequency division ratio. Accordingly, this time difference is referred to as timer variation.

This also applies to the timing of the first incrementation after WTCNT has been written to during timer operation.

### 15.6.2 Prohibition against Setting H'FF to WTCNT

When the value in WTCNT reaches H'FF, the WDT assumes that an overflow has occurred. Accordingly, when H'FF is set in WTCNT, an interval timer interrupt or WDT reset will occur immediately, regardless of the current clock selection by the CKS[2:0] bits.

### 15.6.3 Interval Timer Overflow Flag

As long as the value of WTCNT is H'FF, clearing the IOVF flag in WTCSR is not possible. Clear the flag when the value of WTCNT becomes H'00 or after writing a value other than H'FF to WTCNT.

## 7. Interrupt Sources

- Maskable interrupt sources are provided.
  - RSPI receive interrupt (receive buffer full)
  - RSPI transmit interrupt (transmit buffer empty)
  - RSPI error interrupt (mode fault and overrun)

## 8. Other Features

- Loopback mode is provided.
- The CMOS/open drain output switchover function is provided.
- The RSPI disable (initialization) function is provided.

### 18.1.1 Internal Block Diagram


Figure 18.1 shows an RSPI block diagram.

## (6) Master (Clock Synchronous)/Slave (Clock Synchronous) (with This LSI Acting as Master)


Figure 18.8 shows a master (clock synchronous)/slave (clock synchronous) RSPI system configuration example when this LSI is used as a master. In the master (clock synchronous)/slave (clock synchronous) configuration, the SSL0 to SSL3 outputs of this LSI (master) are not used.

This LSI (master) always drives the RSPCK and MOSI signals. The RSPI slave always drives the MISO signal.

Only in the single-master configuration in which the CPHA bit in the RSPI command register (SPCMD) is set to 1, this LSI (master) can execute serial transfer.



**Figure 18.8 Master (Clock Synchronous)/Slave (Clock Synchronous) Configuration Example (This LSI = Master)**

**Figure 18.15 LSB First Transfer (24-Bit Data)**

**Bit 14 — Auto Halt Bus Off (MCR14):** If both this bit and MCR6 are set, MCR1 is automatically set as soon as RCAN-ET enters BusOff.

| Bit14 : MCR14 | Description  |
|---------------|--|
| 0             | RCAN-ET remains in BusOff for normal recovery sequence (128 x 11 Recessive Bits) (Initial value) |
| 1             | RCAN-ET moves directly into Halt Mode after it enters BusOff if MCR6 is set.                     |

This bit can be modified only in reset mode.

**Bit 13 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 12 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 11 — Reserved.** The written value should always be '0' and the returned value is '0'.

**Bit 10 - 8 — Test Mode (TST[2:0]):** This bit enables/disables the test modes. Please note that before activating the Test Mode it is requested to move RCAN-ET into Halt mode or Reset mode. This is to avoid that the transition to Test Mode could affect a transmission/reception in progress. For details, please refer to section 21.4.1, Test Mode Settings.

Please note that the test modes are allowed only for diagnosis and tests and not when RCAN-ET is used in normal operation.

| Bit10:<br>TST2 | Bit9:<br>TST1 | Bit8:<br>TST0 | Description                          |
|----------------|---------------|---------------|--------------------------------------|
| 0              | 0             | 0             | Normal Mode (initial value)          |
| 0              | 0             | 1             | Listen-Only Mode (Receive-Only Mode) |
| 0              | 1             | 0             | Self Test Mode 1 (External)          |
| 0              | 1             | 1             | Self Test Mode 2 (Internal)          |
| 1              | 0             | 0             | Write Error Counter                  |
| 1              | 0             | 1             | Error Passive Mode                   |
| 1              | 1             | 0             | setting prohibited                   |
| 1              | 1             | 1             | setting prohibited                   |

TSEG2: TSG2 + 1

BRP: BRP[7:0] (bits 7 to 0 in BCR0)

The RCAN-ET Bit Rate Calculation is:

$$\text{Bit Rate} = \frac{f_{\text{clk}}}{2 * (\text{BRP} + 1) * (\text{TSEG1} + \text{TSEG2} + 1)}$$

where BRP is given by the register value, and TSEG1 and TSEG2 are derived values from TSG1 and TSG2 register values. The '+ 1' in the above formula is for the Sync-Seg which duration is 1 time quanta.

$$f_{\text{CLK}} = \text{Peripheral Clock}$$

#### BCR Setting Constraints

$$\text{TSEG1}_{\text{min}} > \text{TSEG2} \geq \text{SJW}_{\text{max}} \quad (\text{SJW} = 1 \text{ to } 4)$$

$$8 \leq \text{TSEG1} + \text{TSEG2} + 1 \leq 25 \text{ time quanta} \quad (\text{TSEG1} + \text{TSEG2} + 1 = 7 \text{ is not allowed})$$


$$\text{TSEG2} \geq 2$$

These constraints allow the setting range shown in the table below for TSEG1 and TSEG2 in the Bit Configuration Register. The number in the table shows possible setting of SJW. "No" shows that there is no allowed combination of TSEG1 and TSEG2.

(5)    **Data Frame Receive Pending Register (RXPR0)**

The RXPR0 is a 16-bit read / conditionally-write registers. The RXPR is a register that contains the received Data Frames pending flags associated with the configured Receive Mailboxes. When a CAN Data Frame is successfully stored in a receive mailbox the corresponding bit is set in the RXPR. The bit may be cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. However, the bit may only be set if the mailbox is configured by its MBC (Mailbox Configuration) to receive Data Frames. When a RXPR bit is set, it also sets IRR1 (Data Frame Received Interrupt Flag) if its MBIMR (Mailbox Interrupt Mask Register) is not set, and the interrupt signal is generated if IMR1 is not set. Please note that these bits are only set by receiving Data Frames and not by receiving Remote frames.

•    **RXPR0**



Note :   \*    Only when writing a ‘1’ to clear.

**Bit 15 to 0** — Configurable receive mailbox locations corresponding to each mailbox position from 15 to 0 respectively.

| Bit[15:0]: RXPR0 | Description  |
|------------------|--|
| 0                | [Clearing Condition] Writing ‘1’ (Initial value)   |
| 1                | Corresponding Mailbox received a CAN Data Frame<br>[Setting Condition] Completion of Data Frame receive on corresponding mailbox |



### 23.1.1 Register Descriptions

Port A has the following registers. See section 32, List of Registers for details on the register address and states in each operating mode.

**Table 23.1 Register Configuration**

| Register Name          | Abbreviation | R/W | Initial Value | Address    | Access Size |
|------------------------|--------------|-----|---------------|------------|-------------|
| Port A data register H | PADRH        | R/W | H'0000        | H'FFFE3800 | 8, 16, 32   |
| Port A data register L | PADRL        | R/W | H'0000        | H'FFFE3802 | 8, 16       |
| Port A port register H | PAPRH        | R   | —             | H'FFFE381C | 8, 16, 32   |
| Port A port register L | PAPRL        | R   | —             | H'FFFE381E | 8, 16       |

### 23.1.2 Port A Data Registers H and L (PADRH and PADRL)

PADRH and PADRL are 16-bit readable/writable registers that store port A data. Bits PA21DR to PA0DR correspond to pins PA21 to PA0, respectively (description of multiplexed functions are abbreviated here). When a pin function is general output, if a value is written to PADRH or PADRL, the value is output directly from the pin, and if PADRH or PADRL is read, the register value is returned directly regardless of the pin state. When a pin function is general input, if PADRH or PADRL is read, the pin state, not the register value, is returned directly. If a value is written to PADRH or PADRL, although that value is written into PADRH or PADRL, it does not affect the pin state.

Table 23.2 summarizes read/write operations of port A data register.

- Port A data register H (PADRH)

|                |    |    |    |    |    |    |   |   |   |   |            |            |            |            |            |            |
|----------------|----|----|----|----|----|----|---|---|---|---|------------|------------|------------|------------|------------|------------|
| Bit:           | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5          | 4          | 3          | 2          | 1          | 0          |
|                | -  | -  | -  | -  | -  | -  | - | - | - | - | PA21<br>DR | PA20<br>DR | PA19<br>DR | PA18<br>DR | PA17<br>DR | PA16<br>DR |
| Initial value: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0          | 0          | 0          | 0          | 0          | 0          |
| R/W:           | R  | R  | R  | R  | R  | R  | R | R | R | R | R/W        | R/W        | R/W        | R/W        | R/W        | R/W        |

| Bit     | Bit Name | Initial Value | R/W | Description  |
|---------|----------|---------------|-----|--|
| 15 to 6 | —        | All 0         | R   | Reserved<br><br>These bits are always read as 0. The write value should always be 0. |
| 5       | PA21DR   | 0             | R/W | See table 23.2.  |
| 4       | PA20DR   | 0             | R/W |  |

### 25.3.8 PHY Status Register (PSR)

PSR is a read-only register that can read the interface signal from the PHY-LSI.

|                |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Bit:           | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|                | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  | —  |
| Initial value: | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| R/W:           | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  | R  |

|                |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |           |
|----------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|-----------|
| Bit:           | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0         |
|                | —  | —  | —  | —  | —  | —  | — | — | — | — | — | — | — | — | — | LMON      |
| Initial value: | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Undefined |
| R/W:           | R  | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R         |

| Bit     | Bit Name | Initial Value | R/W | Description  |
|---------|----------|---------------|-----|--|
| 31 to 1 | —        | All 0         | R   | Reserved<br>These bits are always read as 0. The write value should always be 0.   |
| 0       | LMON     | Undefined     | R   | LNKSTA Pin Status<br>The Link status can be read by connecting the Link signal output from the PHY-LSI to the LNKSTA pin. For the signal polarity, refer to the specifications of the PHY-LSI to be connected. |

If the host has sent an undefined command, this LSI returns a response indicating a command error in the format shown below. The command field holds the first byte of the undefined command sent from the host.

Error response

|      |         |
|------|---------|
| H'80 | Command |
|------|---------|

In inquiry/selection host command wait state, send selection commands from the host in the order of device selection, clock mode selection, and new bit rate selection to set up this LSI according to the responses to inquiry commands. Note that the supported device inquiry and clock mode inquiry commands are the only inquiry commands that can be sent before the clock mode selection command; other inquiry commands must not be issued before the clock mode selection command. If commands are issued in an incorrect order, this LSI returns a response indicating a command error. Figure 27.11 shows an example of the procedure to use inquiry/selection host commands.

| Module Name     | Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| SCI (channel 0) | SCTDR_0               |                |                |                |                |                |                |               |               |
|                 | SCSSR_0               | TDRE           | RDRF           | ORER           | FER            | PER            | TEND           | MPB           | MPBT          |
|                 | SCRDR_0               |                |                |                |                |                |                |               |               |
|                 | SCSDCR_0              | —              | —              | —              | —              | DIR            | —              | —             | —             |
|                 | SCSPTR_0              | EIO            | —              | —              | —              | SPB1IO         | SPB1DT         | —             | SPB0DT        |
| SCI (channel 1) | SCSMR_1               | C/ $\bar{A}$   | CHR            | PE             | O/ $\bar{E}$   | STOP           | MP             | CKS[1:0]      |               |
|                 | SCBRR_1               |                |                |                |                |                |                |               |               |
|                 | SCSCR_1               | TIE            | RIE            | TE             | RE             | MPIE           | TEIE           | CKE[1:0]      |               |
|                 | SCTDR_1               |                |                |                |                |                |                |               |               |
|                 | SCSSR_1               | TDRE           | RDRF           | ORER           | FER            | PER            | TEND           | MPB           | MPBT          |
|                 | SCRDR_1               |                |                |                |                |                |                |               |               |
|                 | SCSDCR_1              | —              | —              | —              | —              | DIR            | —              | —             | —             |
|                 | SCSPTR_1              | EIO            | —              | —              | —              | SPB1IO         | SPB1DT         | —             | SPB0DT        |
| SCI (channel 2) | SCSMR_2               | C/ $\bar{A}$   | CHR            | PE             | O/ $\bar{E}$   | STOP           | MP             | CKS[1:0]      |               |
|                 | SCBRR_2               |                |                |                |                |                |                |               |               |
|                 | SCSCR_2               | TIE            | RIE            | TE             | RE             | MPIE           | TEIE           | CKE[1:0]      |               |
|                 | SCTDR_2               |                |                |                |                |                |                |               |               |
|                 | SCSSR_2               | TDRE           | RDRF           | ORER           | FER            | PER            | TEND           | MPB           | MPBT          |
|                 | SCRDR_2               |                |                |                |                |                |                |               |               |
|                 | SCSDCR_2              | —              | —              | —              | —              | DIR            | —              | —             | —             |
|                 | SCSPTR_2              | EIO            | —              | —              | —              | SPB1IO         | SPB1DT         | —             | SPB0DT        |
| SCI (channel 4) | SCSMR_4               | C/ $\bar{A}$   | CHR            | PE             | O/ $\bar{E}$   | STOP           | MP             | CKS[1:0]      |               |
|                 | SCBRR_4               |                |                |                |                |                |                |               |               |
|                 | SCSCR_4               | TIE            | RIE            | TE             | RE             | MPIE           | TEIE           | CKE[1:0]      |               |
|                 | SCTDR_4               |                |                |                |                |                |                |               |               |
|                 | SCSSR_4               | TDRE           | RDRF           | ORER           | FER            | PER            | TEND           | MPB           | MPBT          |
|                 | SCRDR_4               |                |                |                |                |                |                |               |               |
|                 | SCSDCR_4              | —              | —              | —              | —              | DIR            | —              | —             | —             |
|                 | SCSPTR_4              | EIO            | —              | —              | —              | SPB1IO         | SPB1DT         | —             | SPB0DT        |
| SCIF            | SCSMR_3               | —              | —              | —              | —              | —              | —              | —             | —             |
|                 |                       | C/ $\bar{A}$   | CHR            | PE             | O/ $\bar{E}$   | STOP           | —              | CKS[1:0]      |               |
|                 | SCBRR_3               |                |                |                |                |                |                |               |               |
|                 | SCSCR_3               | —              | —              | —              | —              | —              | —              | —             | —             |
|                 |                       | TIE            | RIE            | TE             | RE             | REIE           | —              | CKE[1:0]      |               |

