

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Coldfire V4
Core Size	32-Bit Single-Core
Speed	266MHz
Connectivity	I <sup>2</sup> C, SPI, SSI, UART/USART, USB OTG
Peripherals	DMA, WDT
Number of I/O	132
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	360-BBGA
Supplier Device Package	360-TEPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf54452vr266r">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf54452vr266r</a>

### 3.2 Oscillator Power Filtering


Figure 3 shows an example for isolating the oscillator power supply from the I/O supply (EVDD) and ground.



**Figure 3. Oscillator Power Filter**

### 3.3 Supply Voltage Sequencing

Figure 4 shows situations in sequencing the I/O V<sub>DD</sub> (EV<sub>DD</sub>), SDRAM V<sub>DD</sub> (SDV<sub>DD</sub>), PLL V<sub>DD</sub> (PV<sub>DD</sub>), and internal logic/core V<sub>DD</sub> (IV<sub>DD</sub>).



Notes:

- <sup>1</sup> Input voltage must not be greater than the supply voltage (EV<sub>DD</sub>, SDV<sub>DD</sub>, IV<sub>DD</sub>, or PV<sub>DD</sub>) by more than 0.5V at any time, including during power-up.
- <sup>2</sup> Use 50 V/millisecond or slower rise time for all supplies.

**Figure 4. Supply Voltage Sequencing and Separation Cautions**

The relationship between SDV<sub>DD</sub> and EV<sub>DD</sub> is non-critical during power-up and power-down sequences. SDV<sub>DD</sub> (2.5V or 1.8V) and EV<sub>DD</sub> are specified relative to IV<sub>DD</sub>.

### 3.3.1 Power-Up Sequence

If  $EV_{DD}/SDV_{DD}$  are powered up with the  $IV_{DD}$  at 0 V, the sense circuits in the I/O pads cause all pad output drivers connected to the  $EV_{DD}/SDV_{DD}$  to be in a high impedance state. There is no limit on how long after  $EV_{DD}/SDV_{DD}$  powers up before  $IV_{DD}$  must power up. The rise times on the power supplies should be slower than 50 V/millisecond to avoid turning on the internal ESD protection clamp diodes.

### 3.3.2 Power-Down Sequence

If  $IV_{DD}/PV_{DD}$  are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after  $IV_{DD}$  and  $PV_{DD}$  power down before  $EV_{DD}$  or  $SDV_{DD}$  must power down. There are no requirements for the fall times of the power supplies.

## 4 Pin Assignments and Reset States

### 4.1 Signal Multiplexing

The following table lists all the MCF5445x pins grouped by function. The Dir column is the direction for the primary function of the pin only. Refer to Section 4, “Pin Assignments and Reset States,” for package diagrams. For a more detailed discussion of the MCF5445x signals, consult the *MCF54455 Reference Manual* (MCF54455RM).

#### NOTE

In this table and throughout this document, a single signal within a group is designated without square brackets (i.e., FB<sub>AD</sub>23), while designations for multiple signals within a group use brackets (i.e., FB<sub>AD</sub>[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

#### NOTE

The primary functionality of a pin is not necessarily its default functionality. Most pins that are muxed with GPIO default to their GPIO functionality. See Table 3 for a list of the exceptions.

**Table 3. Special-Case Default Signal Functionality**

Pin	256 MAPBGA	360 TEPBGA
FB <sub>AD</sub> [31:0]	FB <sub>AD</sub> [31:0] except when serial boot selects 0-bit boot port size.	
FB <sub>BE/BWE</sub> [3:0]	FB <sub>BE/BWE</sub> [3:0]	
FB <sub>CS</sub> [3:1]		FB <sub>CS</sub> [3:1]
FB <sub>OE</sub>		FB <sub>OE</sub>
FB <sub>R/W</sub>		FB <sub>R/W</sub>
FB <sub>TA</sub>		FB <sub>TA</sub>
FB <sub>TS</sub>		FB <sub>TS</sub>

**Table 3. Special-Case Default Signal Functionality (continued)**

Pin	256 MAPBGA	360 TEPBGA
PCI_GNT[3:0]	GPIO	PCI_GNT[3:0]
PCI_REQ[3:0]	GPIO	PCI_REQ[3:0]
IRQ1	GPIO	PCI_INTA and configured as an agent.
ATA_RESET	GPIO	ATA reset

**Table 4. MCF5445x Signal Information and Muxing**

Signal Name	GPIO	Alternate 1	Alternate 2	Pull-up (U) Pull-down (D)	Direction <sup>2</sup>	Voltage Domain	MCF54450 MCF54451 256 MAPBGA	MCF54452 MCF54453 MCF54454 MCF54455 360 TEPBGA
<b>Reset</b>								
RESET	—	—	—	U	I	EVDD	L4	Y18
RSTOUT	—	—	—	—	O	EVDD	M15	B17
<b>Clock</b>								
EXTAL/PCI_CLK	—	—	—	—	I	EVDD	M16	A16
XTAL	—	—	—	U <sup>3</sup>	O	EVDD	L16	A17
<b>Mode Selection</b>								
BOOTMOD[1:0]	—	—	—	—	I	EVDD	M5, M7	AB17, AB21
<b>FlexBus</b>								
FB_AD[31:24]	PFBADH[7:0] <sup>4</sup>	FB_D[31:24]	—	—	I/O	EVDD	A14, A13, D12, C12, B12, A12, D11, C11	J2, K4, J1, K1–3, L1, L4
FB_AD[23:16]	PFBADMH[7:0] <sup>4</sup>	FB_D[23:16]	—	—	I/O	EVDD	B11, A11, D10, C10, B10, A10, D9, C9	L2, L3, M1–4, N1–2
FB_AD[15:8]	PFBADML[7:0] <sup>4</sup>	FB_D[15:8]	—	—	I/O	EVDD	B9, A9, D8, C8, B8, A8, D7, C7	P1–2, R1–3, P4, T1–2
FB_AD[7:0]	PFBADL[7:0] <sup>4</sup>	FB_D[7:0]	—	—	I/O	EVDD	B7, A7, D6, C6, B6, A6, D5, C5	T3–4, U1–3, V1–2, W1
FB_BE/BWE[3:2]	PBE[3:2]	FB_TSIZ[1:0]	—	—	O	EVDD	B5, A5	Y1, W2
FB_BE/BWE[1:0]	PBE[1:0]	—	—	—	O	EVDD	B4, A4	W3, Y2
FB_CLK	—	—	—	—	O	EVDD	B13	J3
FB_CS[3:1]	PCS[3:1]	—	—	—	O	EVDD	C2, D4, C3	W5, AA4, AB3
FB_CS0	—	—	—	—	O	EVDD	C4	Y4
FB_OE	PFBCTL3	—	—	—	O	EVDD	A2	AA1
FB_R/W	PFBCTL2	—	—	—	O	EVDD	B2	AA3
FB_TA	PFBCTL1	—	—	U	I	EVDD	B1	AB2

Table 4. MCF5445x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Pull-up (U) <sup>1</sup> Pull-down (D)	Direction <sup>2</sup>	Voltage Domain	MCF54450 MCF54451 256 MAPBGA	MCF54452 MCF54453 MCF54454 MCF54455 360 TEPBGA
<u>FB_TS</u>	PFBCTL0	FB_ALE	<u>FB_TBST</u>	—	O	EVDD	A3	Y3
<b>PCI Controller<sup>5</sup></b>								
PCI_AD[31:0]	—	FB_A[31:0]	—	—	I/O	EVDD	—	C11, D11, A10, B10, J4, G2, G3, F1, D12, C12, B12, A11, B11, B9, D9, D10, A8, B8, A5, B5, A4, A3, B3, D4, D3, E3-E1, F3, C2, D2, C1
—	—	FB_A[23:0]	—	—	I/O	EVDD	K14-13, J15-13, H13-15, G15-13, F14-13, E15-13, D16, B16, C15, B15, C14, D15, C16, D14	—
PCI_CBE[3:0]	—	—	—	—	I/O	EVDD	—	G4, E4, D1, B1
<u>PCI_DEVSEL</u>	—	—	—	—	O	EVDD	—	F2
<u>PCI_FRAME</u>	—	—	—	—	I/O	EVDD	—	B2
<u>PCI_GNT3</u>	PPCI7	ATA_DMACK	—	—	O	EVDD	—	B7
<u>PCI_GNT[2:1]</u>	PPCI[6:5]	—	—	—	O	EVDD	—	C8, C9
<u>PCI_GNT0/</u> <u>PCI_EXTREQ</u>	PPCI4	—	—	—	O	EVDD	—	A9
PCI_IDSEL	—	—	—	—	I	EVDD	—	D5
<u>PCI_IRDY</u>	—	—	—	—	I/O	EVDD	—	C3
PCI_PAR	—	—	—	—	I/O	EVDD	—	C4
<u>PCI_PERR</u>	—	—	—	—	I/O	EVDD	—	B4
<u>PCI_REQ3</u>	PPCI3	ATA_INTRQ	—	—	I	EVDD	—	C7
<u>PCI_REQ[2:1]</u>	PPCI[2:1]	—	—	—	I	EVDD	—	D7, C5
<u>PCI_REQ0/</u> <u>PCI_EXTGNT</u>	PPCI0	—	—	—	I	EVDD	—	A2
<u>PCI_RST</u>	—	—	—	—	O	EVDD	—	B6
<u>PCI_SERR</u>	—	—	—	—	I/O	EVDD	—	A6
<u>PCI_STOP</u>	—	—	—	—	I/O	EVDD	—	A7
<u>PCI_TRDY</u>	—	—	—	—	I/O	EVDD	—	C10
<b>SDRAM Controller</b>								
SD_A[13:0]	—	—	—	—	O	SDVDD	R1, P1, N2, P2, R2, T2, M4, N3, P3, R3, T3, T4, R4, N4	V22, U20-22, T19-22, R20-22, N19, P20-21

## Pin Assignments and Reset States

Table 4. MCF5445x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Pull-up (U) <sup>1</sup> Pull-down (D)	Direction <sup>2</sup>	Voltage Domain	MCF54450 MCF54451 256 MAPBGA	MCF54452 MCF54453 MCF54454 MCF54455 360 TEPBGA
SD_BA[1:0]	—	—	—	—	O	SDVDD	P4, T5	P22, P19
<u>SD_CAS</u>	—	—	—	—	O	SDVDD	T6	L19
SD_CKE	—	—	—	—	O	SDVDD	N5	N22
SD_CLK	—	—	—	—	O	SDVDD	T9	L22
<u>SD_CLK</u>	—	—	—	—	O	SDVDD	T8	M22
SD_CS[1:0]	—	—	—	—	O	SDVDD	P6, R6	L20, M20
SD_D[31:16]	—	—	—	—	I/O	SDVDD	N6, T7, N7, P7, R7, R8, P8, N8, N9, T10, R10, P10, N10, T11, R11, P11	L21, K22, K21, K20, J20, J19, J21, J22, H20, G22, G21, G20, G19, F22, F21, F20
SD_DM[3:2]	—	—	—	—	O	SDVDD	P9, N12	H21, E21
SD_DQS[3:2]	—	—	—	—	O	SDVDD	R9, N11	H22, E22
<u>SD_RAS</u>	—	—	—	—	O	SDVDD	P5	N21
SD_VREF	—	—	—	—	I	SDVDD	M8	M21
<u>SD_WE</u>	—	—	—	—	O	SDVDD	R5	N20
<b>External Interrupts Port<sup>6</sup></b>								
<u>IRQ7</u>	PIRQ7	—	—	—	I	EVDD	L1	ABB13
<u>IRQ4</u>	PIRQ4	—	SSI_CLKIN	—	I	EVDD	L2	ABB13
<u>IRQ3</u>	PIRQ3	—	—	—	I	EVDD	L3	AB14
<u>IRQ1</u>	PIRQ1	<u>PCI_INTA</u>	—	—	I	EVDD	F15	C6
<b>FEC0</b>								
FEC0_MDC	PFECI2C3	—	—	—	O	EVDD	F3	AB8
FEC0_MDIO	PFECI2C2	—	—	—	I/O	EVDD	F2	Y7
FEC0_COL	PFEC0H4	—	ULPI_DATA7	—	I	EVDD	E1	AB7
FEC0 CRS	PFEC0H0	—	ULPI_DATA6	—	I	EVDD	F1	AA7
FEC0_RXCLK	PFEC0H3	—	ULPI_DATA1	—	I	EVDD	G1	AA8
FEC0_RXDV	PFEC0H2	FEC0_RMII_ CRS_DV	—	—	I	EVDD	G2	Y8
FEC0_RXD[3:2]	PFEC0L[3:2]	—	ULPI_DATA[5:4]	—	I	EVDD	G3, G4	AB9, Y9
FEC0_RXD1	PFEC0L1	FEC0_RMII_RXD1	—	—	I	EVDD	H1	W9
FEC0_RXD0	PFEC0H1	FEC0_RMII_RXD0	—	—	I	EVDD	H2	AB10
FEC0_RXER	PFEC0L0	FEC0_RMII_RXER	—	—	I	EVDD	H3	AA10

## Pin Assignments and Reset States

Table 4. MCF5445x Signal Information and Muxing (continued)

Signal Name	GPIO	Alternate 1	Alternate 2	Pull-up (U) <sup>1</sup> Pull-down (D)	Direction <sup>2</sup>	Voltage Domain	MCF54450 MCF54451 256 MAPBGA	MCF54452 MCF54453 MCF54454 MCF54455 360 TEPBGA
<b>Power Supplies</b>								
IVDD	—	—	—	—	—	E6–12, F5, F12	D6, D8, D14, F4, H4, N4, R4, W4, W7, W8, W12, W16, W19	
EVDD	—	—	—	—	—	G5, G12, H5, H12, J5, J12, K5, K12, L5–6, L12	G13, D19, G8, G11, G14, G16, J7, J16, L7, L16, N16, P7, R16, T8, T12, T14, T16	
SD_VDD	—	—	—	—	—	L7–11, M9, M10	F19, H19, K19, M19, R19, U19	
VDD_OSC	—	—	—	—	—	L14	B16	
VDD_A_PLL	—	—	—	—	—	K15	C14	
VDD_RTC	—	—	—	—	—	M12	C13	
VSS	—	—	—	—	—	A1, A16, F6–11, G6–11, H6–11, J6–11, K6–11, T1, T16	A1, A22, B14, G7, G9–10, G12–13, G15, H7, H16, J9–14, K7, K9–14, K16, L9–14, M7, M9–M14, M16, N7, N9–14, P9–14, P16, R7, T7, T9–11, T13, T15, AB1, AB22	
VSS_OSC	—	—	—	—	—	L15	C16	

<sup>1</sup> Pull-ups are generally only enabled on pins with their primary function, except as noted.

<sup>2</sup> Refers to pin's primary function.

<sup>3</sup> Enabled only in oscillator bypass mode (internal crystal oscillator is disabled).

<sup>4</sup> Serial boot must select 0-bit boot port size to enable the GPIO mode on these pins.

<sup>5</sup> When the PCI is enabled, all PCI bus pins come up configured as such. This includes the PCI\_GNT and PCI\_REQ lines, which have GPIO. The IRQ1/PCI\_INT<sub>A</sub> signal is a special case. It comes up as PCI\_INT<sub>A</sub> when booting as a PCI agent and as GPIO when booting as a PCI host.

For the 360 TEPBGA, booting with PCI disabled results in all dedicated PCI pins being safe-stated. The PCI\_GNT and PCI\_REQ lines and IRQ1/PCI\_INT<sub>A</sub> come up as GPIO.

<sup>6</sup> GPIO functionality is determined by the edge port module. The pin multiplexing and control module is only responsible for assigning the alternate functions.

<sup>7</sup> Depends on programmed polarity of the USB\_VBUS\_OC signal.

<sup>8</sup> Pull-up when the serial boot facility (SBF) controls the pin

<sup>9</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The pin multiplexing and control module is not responsible for assigning these pins.


## Pin Assignments and Reset States

**4.3 Pinout—360 TEPBGA**

The pinout for the MCF54452, MCF54453, MCF54454, and MCF54455 packages are shown below.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22		
A		PCI_REQ0	PCI_AD10	PCI_AD11	PCI_AD13	PCI_SERR	PCI_STOP	PCI_AD15	PCI_GNT0	PCI_AD29	PCI_AD20	XTAL_32K	USB_DM	USB_DP	EXTAL	XTAL	DACK0	DSPI_PCS2	DSPI_SCK	TDO		A		
B	PCI_CBE0	PCI_FRAME	PCI_AD9	PCI_PERF	PCI_AD12	PCI_RST	PCI_GNT3	PCI_AD14	PCI_AD18	PCI_AD28	PCI_AD19	PCI_AD21	NC		NC	VDD_OSC	RST_OUT	DREQ0	DSPI_SIN	DSPI_PCS1	TMS	TRST	B	
C	PCI_AD0	PCI_AD2	PCI_IRDY	PCI_PAR	PCI_REQ1	IRQ1	PCI_REQ3	PCI_GNT2	PCI_GNT1	PCI_TRDY	PCI_AD31	PCI_AD22	VDD_RTC	VDD_A_PLL	NC	VSS_OSC	DACK1	DREQ1	TDI	DSPI_SOUT	JTAG_EN	TCLK	C	
D	PCI_CBE1	PCI_AD1	PCI_AD7	PCI_AD8	PCI_IDSEL	IVDD	PCI_REQ2	IVDD	PCI_AD17	PCI_AD16	PCI_AD30	PCI_AD23	EVDD	IVDD	PLL_TEST	NC	DSPI_PCS0	DSPI_PCS5	EVDD	SSI_MCLK	SSI_RXD	SSI_TXD	D	
E	PCI_AD4	PCI_AD5	PCI_AD6	PCI_CBE2														SSI_BCLK	SSI_FS	SD_DM2	SD_DQS2		E	
F	PCI_AD24	PCI_DE_VSEL	PCI_AD3	IVDD															SD_D16	SD_D17	SD_D18		F	
G	T0IN	PCI_AD26	PCI_AD25	PCI_CBE3														SD_D19	SD_D20	SD_D21	SD_D22		G	
H	T2IN	T3IN	T1IN	IVDD															SD_D23	SD_DM3	SD_DQS3		H	
J	FB_AD_29	FB_AD_31	FB_CLK	PCI_AD27		EVDD												EVDD		SD_D26	SD_D27	SD_D25	SD_D24	J
K	FB_AD_28	FB_AD_27	FB_AD_26	FB_AD_30															SD_D28	SD_D29	SD_D30		K	
L	FB_AD_25	FB_AD_23	FB_AD_22	FB_AD_24		EVDD												SD_CAS	SD_CS1	SD_D31	SD_CLK		L	
M	FB_AD_21	FB_AD_20	FB_AD_19	FB_AD_18														SD_CS0	SD_VREF	SD_CLK		M		
N	FB_AD_17	FB_AD_16	U1TXD	IVDD														SD_A2	SD_WE	SD_RAS	SD_CKE		N	
P	FB_AD_15	FB_AD_14	U1RXD	FB_AD_10		EVDD												SD_BA0	SD_A1	SD_A0	SD_BA1		P	
R	FB_AD_13	FB_AD_12	FB_AD_11	IVDD														SD_A5	SD_A4	SD_A3		R		
T	FB_AD_9	FB_AD_8	FB_AD_7	FB_AD_6			EVDD											SD_A9	SD_A8	SD_A7	SD_A6		T	
U	FB_AD_5	FB_AD_4	FB_AD_3	U1RTS															SD_A12	SD_A11	SD_A10		U	
V	FB_AD_2	FB_AD_1	U1CTS	USB_VBUS_OC														ATA_DA2	ATA_DA1	ATA_DA0	SD_A13		V	
W	FB_AD_0	FB_BE/BWE2	FB_BE/BWE1	IVDD	FB_CS3	PST_DDATA4	IVDD	IVDD	FEC0_RXD1	FEC0_TXD3	FEC0_TXEN	IVDD	ATA_RESET	FEC1_RXCLK	U0TXD	IVDD	FEC1_RXER	FEC1_TXD2	IVDD	FEC1_MDC	ATA_CS1	ATA_CS0	W	
Y	FB_BE/BWE3	FB_TS	FB_CS0	PST_DDATA0	PST_DDATA3	FEC0_MDIO	FEC0_RXDV	FEC0_RXD2	FEC0_TXCLK	FEC0_RXD0	I2C_SDA	ATA_BU_FFER_EN	ATA_IORDY	FEC1_RXD2	U0CTS	FEC1_RXD0	RESET	FEC1_TXD3	FEC1_TXD0	NC	FEC1_MDIO		Y	
AA	FB_OE	USB_VBUS_EN	FB_R/W	FB_CS2	PST_DDATA2	PST_DDATA7	FEC0_CRS	FEC0_RXCLK	NC	FEC0_RXER	FEC0_TXD1	I2C_SCL	IRQ4	ATA_DMARQ	FEC1_RXD3	U0RTS	FEC1_RXD1	FEC1_CRS	FEC1_TXD1	NC	FEC1_TXEN	FEC1_TXER	AA	
AB		FB_TA	FB_CS1	PST_DDATA1	PST_DDATA5	PST_DDATA6	FEC0_COL	FEC0_MDC	FEC0_RXD3	FEC0_RXD0	FEC0_TXD2	FEC0_TXER	IRQ7	IRQ3	FEC0_RXDV	U0RXD	BOOT_MOD1	FEC1_COL	FEC1_TXCLK	TEST	BOOT_MOD0		AB	

**Figure 6. MCF54452, MCF54453, MCF54454, and MCF54455 Pinout (360 TEPBGA)**

Figure 8. RESET and Configuration Override Timing

## 5.7 FlexBus Timing Specifications

A multi-function external bus interface called FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 66MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices, a simple chip-select based interface can be used.

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Table 12. FlexBus AC Timing Specifications

Num	Characteristic	Min	Max	Unit	Notes
	Frequency of Operation	25	66.66	MHz	
FB1	Clock Period	15	40	ns	
FB2	Output Valid	—	7.0	ns	<sup>1</sup>
FB3	Output Hold	1.0	—	ns	<sup>1</sup>
FB4	Input Setup	3.0	—	ns	<sup>2</sup>
FB5	Input Hold	0	—	ns	<sup>2</sup>

<sup>1</sup> Specification is valid for all FB\_AD[31:0], FB\_BS[3:0], FB\_CS[3:0], FB\_OE, FB\_R/W, FB\_TBST, FB\_TSIZ[1:0], and FB\_TS.

<sup>2</sup> Specification is valid for all FB\_AD[31:0] and FB\_TA.

### NOTE

The processor drives the data lines during the first clock cycle of the transfer with the full 32-bit address. This may be ignored by standard connected devices using non-multiplexed address and data buses. However, some applications may find this feature beneficial.

The address and data busses are muxed between the FlexBus and PCI controller. At the end of the read and write bus cycles the address signals are indeterminate.




Figure 9. FlexBus Read Timing




Figure 10. Flexbus Write Timing




Figure 12. DDR Read Timing

## 5.9 PCI Bus Timing Specifications

The PCI bus on the device is PCI 2.2 compliant. The following timing numbers are mostly from the PCI 2.2 spec. Refer to the PCI 2.2 spec for a more detailed timing analysis.

Table 14. PCI Timing Specifications<sup>1,2</sup>

Num	Characteristic	33 MHz <sup>3</sup>		66 MHz <sup>3</sup>		Unit
		Min	Max	Min	Max	
	Frequency of Operation	—	33.33	33.33	66.66	MHz
P1	Clock Period	30	—	15	30	ns
P2	Bused PCI signals — input setup	7.0	—	3.0	—	ns
P3	PCI_GNT[3:0]/PCI_REQ[3:0] — input setup	10.0	—	5.0	—	ns
P4	All PCI signals — input hold	0	—	0	—	ns
P5	Bused PCI signals — output valid	—	11.0	—	6.0	ns


**Table 14. PCI Timing Specifications<sup>1,2</sup> (continued)**

Num	Characteristic	33 MHz <sup>3</sup>		66 MHz <sup>3</sup>		Unit
		Min	Max	Min	Max	
P6	PCI_REQ[3:0]/PCI_GNT[3:0] — output valid	—	12.0	—	6.0	ns
P7	All PCI signals — output hold	2.0	—	1.0	—	ns

<sup>1</sup> The PCI bus operates at the CLKIN frequency. All timings are relative to the input clock, CLKIN.

<sup>2</sup> All PCI signals are bused signals except for PCI\_GNT[3:0] and PCI\_REQ[3:0]. These signals are defined as point-to-point signals by the PCI Specification.

<sup>3</sup> The 66-MHz parameters are only guaranteed when the 66-MHz PCI pad slew rates are selected. Likewise, the 33-MHz parameters are only guaranteed when the 33-MHz PCI pad slew rates are selected.

**Figure 13. PCI Timing**

### 5.9.1 Overshoot and Undershoot

Figure 14 shows the specification limits for overshoot and undershoot for PCI I/O. To guarantee long term reliability, the specification limits shown must be followed. Good transmission line design practices should be observed to guarantee the specification limits.




Figure 14. Overshoot and Undershoot Limits

## 5.10 ULPI Timing Specifications

The ULPI interface is fully compliant with the industry standard UTMII+ Low Pin Interface. Control and data timing requirements for the ULPI pins are given in Table 15. These timings apply to synchronous mode only. All timings are measured with respect to the clock as seen at the USB\_CLKIN pin on the MCF5445x. The ULPI PHY is the source of the 60MHz clock.

### NOTE

The USB controller requires a 60-MHz clock, even if using the on-chip FS/LS transceiver instead of the ULPI interface. In this case, the 60-MHz clock can be generated by the PLL or input on the USB\_CLKIN pin.

Table 15. ULPI Interface Timing

Num	Characteristic	Min	Nominal	Max	Units
	USB_CLKIN operating frequency	—	60	—	MHz
	USB_CLKIN duty cycle	—	50	—	%
U1	USB_CLKIN clock period	—	16.67	—	ns
U2	Input Setup (control and data)	5.0	—	—	ns
U3	Input Hold (control and data)	1.0	—	—	ns
U4	Output Valid (control and data)	—	—	9.5	ns
U5	Output Hold (control and data)	1.0	—	—	




Figure 15. ULPI Timing Diagram

## 5.11 SSI Timing Specifications

This section provides the AC timings for the SSI in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity ( $\text{SSI\_TCR}[\text{TSCKP}] = 0$ ,  $\text{SSI\_RCR}[\text{RSCKP}] = 0$ ) and a non-inverted frame sync ( $\text{SSI\_TCR}[\text{TFSI}] = 0$ ,  $\text{SSI\_RCR}[\text{RFSI}] = 0$ ). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal ( $\text{SSI\_BCLK}$ ) and/or the frame sync ( $\text{SSI\_FS}$ ) shown in the figures below.

Table 16. SSI Timing — Master Modes<sup>1</sup>

Num	Description	Symbol	Min	Max	Units	Notes
S1	SSI_MCLK cycle time	$t_{\text{MCLK}}$	$2 \times t_{\text{SYS}}$	—	ns	2
S2	SSI_MCLK pulse width high / low		45%	55%	$t_{\text{MCLK}}$	
S3	SSI_BCLK cycle time	$t_{\text{BCLK}}$	$8 \times t_{\text{SYS}}$	—	ns	3
S4	SSI_BCLK pulse width		45%	55%	$t_{\text{BCLK}}$	
S5	SSI_BCLK to SSI_FS output valid		—	15	ns	
S6	SSI_BCLK to SSI_FS output invalid		0	—	ns	
S7	SSI_BCLK to SSI_TXD valid		—	15	ns	
S8	SSI_BCLK to SSI_TXD invalid / high impedance		-2	—	ns	
S9	SSI_RXD / SSI_FS input setup before SSI_BCLK		10	—	ns	
S10	SSI_RXD / SSI_FS input hold after SSI_BCLK		0	—	ns	

<sup>1</sup> All timings specified with a capacitive load of 25pF.

<sup>2</sup> SSI\_MCLK can be generated from SSI\_CLKIN or a divided version of the internal system clock ( $f_{\text{sys}}$ ).

<sup>3</sup> SSI\_BCLK can be derived from SSI\_CLKIN or a divided version of the internal system clock ( $f_{\text{sys}}$ ).

## Electrical Characteristics

## 5.15 ATA Interface Timing Specifications

The ATA controller is compatible with the ATA/ATAPI-6 industry standard. Refer to the *ATA/ATAPI-6 Specification* and the ATA controller chapter of the *MCF54455 Reference Manual* for timing diagrams of the various modes of operation.

The timings of the various ATA data transfer modes are determined by a set of timing equations described in the ATA section of the *MCF54455 Reference Manual*. These timing equations must be fulfilled for the ATA host to meet timing. Table 25 provides implementation specific timing parameters necessary to complete the timing equations.

**Table 25. ATA Interface Timing Specifications<sup>1,2</sup>**

Name	Characteristic	Symbol	Min	Max	Unit	Notes
A1	Setup time — ATA_IORDY to SYSCLK falling	$t_{SUI}$	4.0	—	ns	
A2	Hold time — ATA_IORDY from SYSCLK falling	$t_{HI}$	3.0	—	ns	
A3	Setup time — ATA_DATA[15:0] to SYSCLK rising	$t_{SU}$	4.0	—	ns	
A4	Propagation delay — SYSCLK rising to all outputs	$t_{CO}$	—	7.0	ns	<sup>3</sup>
A5	Output skew	$t_{SKEW1}$	—	1.5	ns	<sup>3</sup>
A6	Setup time — ATA_DATA[15:0] valid to ATA_IORDY	$t_{I_DS}$	2.0	—	ns	<sup>4</sup>
A7	Hold time — ATA_IORDY to ATA_DATA[15:0] invalid	$t_{I_DH}$	3.5	—	ns	<sup>4</sup>

<sup>1</sup> These parameters are guaranteed by design and not testable.

<sup>2</sup> All timings specified with a capacitive load of 40pF.

<sup>3</sup> Applies to ATA\_CS[1:0], ATA\_DA[2:0], ATA\_DIOR, ATA\_DIOW, ATA\_DMACK, ATA\_DATA[15:0]

<sup>4</sup> Applies to Ultra DMA data-in burst only

## 5.16 DSPI Timing Specifications

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. Table 26 provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the *MCF54455 Reference Manual* for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 26. DSPI Module AC Timing Specifications<sup>1</sup>**

Name	Characteristic	Symbol	Min	Max	Unit	Notes
DS1	DSPI_SCK Cycle Time	$t_{SCK}$	$4 \times t_{SYS}$	—	ns	<sup>2</sup>
DS2	DSPI_SCK Duty Cycle	—	$(t_{sck} \div 2) - 2.0$	$(t_{sck} \div 2) + 2.0$	ns	<sup>3</sup>
<b>Master Mode</b>						
DS3	DSPI_PCSn to DSPI_SCK delay	$t_{CSC}$	$(2 \times t_{SYS}) - 1.5$	—	ns	<sup>4</sup>
DS4	DSPI_SCK to DSPI_PCSn delay	$t_{ASC}$	$(2 \times t_{SYS}) - 3.0$	—	ns	<sup>5</sup>
DS5	DSPI_SCK to DSPI_SOUT valid	—	—	5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	—	-5	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	—	9	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	—	0	—	ns	
<b>Slave Mode</b>						
DS9	DSPI_SCK to DSPI_SOUT valid	—	—	10	ns	




Figure 24. DSPI Classic SPI Timing—Slave Mode

## 5.17 SBF Timing Specifications

The Serial Boot Facility (SBF) provides a means to read configuration information and system boot code from a broad array of SPI-compatible EEPROMs, flashes, FRAMs, nVSRAMs, etc. Table 27 provides the AC timing specifications for the SBF.

Table 27. SBF AC Timing Specifications

Name	Characteristic	Symbol	Min	Max	Unit	Notes
SB1	SBF_CK Cycle Time	$t_{SBFCK}$	40	—	ns	<sup>1</sup>
SB2	SBF_CK High/Low Time	—	30%	—	$t_{SBFCK}$	
SB3	SBF_CS to SBF_CK delay	—	$t_{SBFCK} - 2.0$	—	ns	
SB4	SBF_CK to SBF_CS delay	—	$t_{SBFCK} - 2.0$	—	ns	
SB5	SBF_CK to SBF_DO valid	—	-5	—	ns	
SB6	SBF_CK to SBF_DO invalid	—	5	—	ns	
SB7	SBF_DI to SBF_SCK input setup	—	10	—	ns	
SB8	SBF_CK to SBF_DI input hold	—	0	—	ns	

<sup>1</sup> At reset, the SBF\_CK cycle time is  $t_{REF} \times 67$ . The first byte of data read from the serial memory contains a divider value that is used to set the SBF\_CK cycle time for the duration of the serial boot process.




Figure 25. SBF Timing

## 5.18 General Purpose I/O Timing Specifications

Table 28. GPIO Timing<sup>1</sup>

Num	Characteristic	Min	Max	Unit
G1	FB_CLK High to GPIO Output Valid	—	9	ns
G2	FB_CLK High to GPIO Output Invalid	1.5	—	ns
G3	GPIO Input Valid to FB_CLK High	9	—	ns
G4	FB_CLK High to GPIO Input Invalid	1.5	—	ns

<sup>1</sup> These general purpose specifications apply to the following signals:  $\overline{\text{IRQ}_n}$ , all UART signals, all timer signals,  $\overline{\text{DACK}_n}$  and  $\overline{\text{DREQ}_n}$ , and all signals configured as GPIO.




Figure 26. GPIO Timing




Figure 28. Boundary Scan (JTAG) Timing




Figure 29. Test Access Port Timing




Figure 30. TRST Timing


## 5.20 Debug AC Timing Specifications

Table 30 lists specifications for the debug AC timing parameters shown in Figure 31 and Table 32.


**Table 30. Debug AC Timing Specification**

Num	Characteristic	Min	Max	Units
D0	PSTCLK cycle time	1	1	$t_{SYS}$
D1	PSTCLK rising to PSTDDATA valid	—	3.0	ns
D2	PSTCLK rising to PSTDDATA invalid	1.5	—	ns
D3	DSI-to-DSCLK setup	1	—	PSTCLK
D4 <sup>1</sup>	DSCLK-to-DSO hold	4	—	PSTCLK
D5	DSCLK cycle time	5	—	PSTCLK
D6	BKPT assertion time	1	—	PSTCLK

<sup>1</sup> DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of PSTCLK.



**Figure 31. Real-Time Trace AC Timing**



**Figure 32. BDM Serial Port AC Timing**


## 6 Power Consumption

All power consumption data is lab data measured on an M54455EVB running the Freescale Linux BSP.

**Table 31. MCF4455 Application Power Consumption<sup>1</sup>**

Core Freq.		Idle	MP3 Playback	TFTP Download	USB HS File Copy	Units
266 MHz	IV <sub>DD</sub>	215.6	288.8	274.4	263.7	mA
	EV <sub>DD</sub>	27.6	33.6	32.6	32.4	
	SDV <sub>DD</sub>	142.9	158.2	161.1	158.0	
	<b>Total Power</b>	<b>672</b>	<b>829</b>	<b>809</b>	<b>787</b>	<b>mW</b>
200 MHz	IV <sub>DD</sub>	163.8	228.0	213.8	207.9	mA
	EV <sub>DD</sub>	29.9	34.7	34.3	33.8	
	SDV <sub>DD</sub>	142.2	158.5	160.0	153.4	
	<b>Total Power</b>	<b>601</b>	<b>742</b>	<b>722</b>	<b>699</b>	<b>mW</b>

<sup>1</sup> All voltage rails at nominal values: IV<sub>DD</sub> = 1.5 V, EV<sub>DD</sub> = 3.3 V, and SDV<sub>DD</sub> = 1.8 V.



**Figure 33. Power Consumption in Various Applications**




Figure 34. IV<sub>DD</sub> Power Consumption in Low-Power Modes

## 7 Package Information

The latest package outline drawings are available on the product summary pages on <http://www.freescale.com/coldfire>. Table 33 lists the case outline numbers per device. Use these numbers in the web page's keyword search engine to find the latest package outline drawings.

Table 33. Package Information

Device	Package Type	Case Outline Numbers
MCF54450	256 MAPBGA	98ARH98219A
MCF54451		
MCF54452	360 TEPBGA	98ARE10605D
MCF54453		
MCF54454		
MCF54455		

## 8 Product Documentation

Documentation is available from a local Freescale distributor, a Freescale sales office, the Freescale Literature Distribution Center, or through the Freescale world-wide web address at <http://www.freescale.com/coldfire>.