

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | ARM7®  |
| Core Size                  | 16/32-Bit  |
| Speed                      | 55MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, SSC, UART/USART, USB                                    |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                     |
| Number of I/O              | 32   |
| Program Memory Size        | 512KB (512K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 64K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 1.95V  |
| Data Converters            | A/D 8x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-VFQFN Exposed Pad   |
| Supplier Device Package    | 64-QFN (9x9)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/at91sam7s512b-mu-999 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Fully Static Operation: Up to 55 MHz at 1.65V and 85 C Worst Case Conditions
- Available in 64-lead LQFP Green or 64-pad QFN Green Package (SAM7S512/256/128/64/321/161) and 48-lead LQFP Green or 48-pad QFN Green Package (SAM7S32/16)

## 1. Description

Atmel's SAM7S is a series of low pincount Flash microcontrollers based on the 32-bit ARM RISC processor. It features a high-speed Flash and an SRAM, a large set of peripherals, including a USB 2.0 device (except for the SAM7S32 and SAM7S16), and a complete set of system functions minimizing the number of external components. The device is an ideal migration path for 8-bit microcontroller users looking for additional performance and extended memory.

The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via a parallel interface on a production programmer prior to mounting. Built-in lock bits and a security bit protect the firmware from accidental overwrite and preserves its confidentiality.

The SAM7S Series system controller includes a reset controller capable of managing the power-on sequence of the microcontroller and the complete system. Correct device operation can be monitored by a built-in brownout detector and a watchdog running off an integrated RC oscillator.

The SAM7S Series are general-purpose microcontrollers. Their integrated USB Device port makes them ideal devices for peripheral applications requiring connectivity to a PC or cellular phone. Their aggressive price point and high level of integration pushes their scope of use far into the cost-sensitive, high-volume consumer market.

# 1.1 Configuration Summary of the SAM7S512, SAM7S256, SAM7S128, SAM7S64, SAM7S321, SAM7S32, SAM7S161 and SAM7S16

The SAM7S512, SAM7S256, SAM7S128, SAM7S64, SAM7S321, SAM7S32, SAM7S161 and SAM7S16 differ in memory size, peripheral set and package. Table 1-1 summarizes the configuration of the six devices.

Except for the SAM7S32/16, all other SAM7S devices are package and pinout compatible.

| SAM7S512 | 512 Kbytes | Master           | dual plane   | 64 Kbytes | 1              | 2 <sup>(1) (2)</sup> | 2 | 11 | 3                | Yes | 32 | LQFP/<br>QFN 64 |
|----------|------------|------------------|--------------|-----------|----------------|----------------------|---|----|------------------|-----|----|-----------------|
| SAM7S256 | 256 Kbytes | Master           | single plane | 64 Kbytes | 1              | 2 <sup>(1) (2)</sup> | 2 | 11 | 3                | Yes | 32 | LQFP/<br>QFN 64 |
| SAM7S128 | 128 Kbytes | Master           | single plane | 32 Kbytes | 1              | 2 <sup>(1) (2)</sup> | 2 | 11 | 3                | Yes | 32 | LQFP/<br>QFN 64 |
| SAM7S64  | 64 Kbytes  | Master           | single plane | 16 Kbytes | 1              | 2 <sup>(2)</sup>     | 2 | 11 | 3                | Yes | 32 | LQFP/<br>QFN 64 |
| SAM7S321 | 32 Kbytes  | Master           | single plane | 8 Kbytes  | 1              | 2 <sup>(2)</sup>     | 2 | 11 | 3                | Yes | 32 | LQFP/<br>QFN 64 |
| SAM7S32  | 32 Kbytes  | Master           | single plane | 8 Kbytes  | not<br>present | 1                    | 1 | 9  | 3 <sup>(3)</sup> | Yes | 21 | LQFP/<br>QFN 48 |
| SAM7S161 | 16 Kbytes  | Master/<br>Slave | single plane | 4 Kbytes  | 1              | 2 <sup>(2)</sup>     | 2 | 11 | 3                | No  | 32 | LQFP            |
| SAM7S16  | 16 Kbytes  | Master/<br>Slave | single plane | 4 Kbytes  | not<br>present | 1                    | 1 | 9  | 3 <sup>(3)</sup> | No  | 21 | LQFP/<br>QFN 48 |

#### Table 1-1. Configuration Summary

Notes: 1. Fractional Baud Rate.

2. Full modem line support on USART1.

3. Only two TC channels are accessible through the PIO.

## 2. Block Diagram





## 3. Signal Description

## Table 3-1.Signal Description List

|             | ·   | 1      |      |                                   |
|-------------|---|--------|------|-----------------------------------|
| VDDIN       | Voltage and ADC Regulator Power Supply<br>Input   | Power  |      | 3.0 to 3.6V                       |
| VDDOUT      | Voltage Regulator Output                          | Power  |      | 1.85V nominal                     |
| VDDFLASH    | Flash Power Supply                                | Power  |      | 3.0V to 3.6V                      |
| VDDIO       | I/O Lines Power Supply                            | Power  |      | 3.0V to 3.6V or 1.65V to 1.95V    |
| VDDCORE     | Core Power Supply                                 | Power  |      | 1.65V to 1.95V                    |
| VDDPLL      | PLL   | Power  |      | 1.65V to 1.95V                    |
| GND         | Ground  | Ground |      |                                   |
|             |   |        |      |                                   |
| XIN         | Main Oscillator Input                             | Input  |      |                                   |
| XOUT        | Main Oscillator Output                            | Output |      |                                   |
| PLLRC       | PLL Filter  | Input  |      |                                   |
| PCK0 - PCK2 | Programmable Clock Output                         | Output |      |                                   |
|             |   |        |      |                                   |
| тск         | Test Clock  | Input  |      | No pull-up resistor               |
| TDI         | Test Data In                                      | Input  |      | No pull-up resistor               |
| TDO         | Test Data Out                                     | Output |      |                                   |
| TMS         | Test Mode Select                                  | Input  |      | No pull-up resistor               |
| JTAGSEL     | JTAG Selection                                    | Input  |      | Pull-down resistor <sup>(1)</sup> |
|             |   |        |      |                                   |
| ERASE       | Flash and NVM Configuration Bits Erase<br>Command | Input  | High | Pull-down resistor <sup>(1)</sup> |
|             |   |        |      |                                   |
| NRST        | Microcontroller Reset                             | I/O    | Low  | Open-drain with pull-Up resistor  |
| TST         | Test Mode Select                                  | Input  | High | Pull-down resistor <sup>(1)</sup> |
|             |   |        |      |                                   |
| DRXD        | Debug Receive Data                                | Input  |      |                                   |
| DTXD        | Debug Transmit Data                               | Output |      |                                   |
|             |   | •      |      |                                   |
| IRQ0 - IRQ1 | External Interrupt Inputs                         | Input  |      | IRQ1 not present on SAM7S32/16    |
| FIQ         | Fast Interrupt Input                              | Input  |      |                                   |
|             |   |        |      | 1                                 |
| PA0 - PA31  | Parallel IO Controller A                          | 1/0    |      | Pulled-up input at reset          |
|             |   | 10     |      | PA0 - PA20 only on SAM7S32/16     |

## 6. I/O Lines Considerations

## 6.1 JTAG Port Pins

TMS, TDI and TCK are schmitt trigger inputs. TMS and TCK are 5-V tolerant, TDI is not. TMS, TDI and TCK do not integrate a pull-up resistor.

TDO is an output, driven at up to VDDIO, and has no pull-up resistor.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. The JTAGSEL pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

## 6.2 Test Pin

The TST pin is used for manufacturing test, fast programming mode or SAM-BA Boot Recovery of the SAM7S Series when asserted high. The TST pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

To enter fast programming mode, the TST pin and the PA0 and PA1 pins should be tied high and PA2 tied to low.

To enter SAM-BA Boot Recovery, the TST pin and the PA0, PA1 and PA2 pins should be tied high for at least 10 seconds. Then a power cycle of the board is mandatory.

Driving the TST pin at a high level while PA0 or PA1 is driven at 0 leads to unpredictable results.

## 6.3 Reset Pin

The NRST pin is bidirectional with an open drain output buffer. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. There is no constraint on the length of the reset pulse, and the reset controller can guarantee a minimum pulse length. This allows connection of a simple push-button on the pin NRST as system user reset, and the use of the signal NRST to reset all the components of the system.

The NRST pin integrates a permanent pull-up resistor to VDDIO.

## 6.4 ERASE Pin

The ERASE pin is used to re-initialize the Flash content and some of its NVM bits. It integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

### 6.5 PIO Controller A Lines

- All the I/O lines PA0 to PA31on SAM7S512/256/128/64/321 (PA0 to PA20 on SAM7S32) are 5V-tolerant and all
  integrate a programmable pull-up resistor.
- All the I/O lines PA0 to PA31 on SAM7S161 (PA0 to PA20 on SAM7S16) are **not** 5V-tolerant and all integrate a programmable pull-up resistor.

Programming of this pull-up resistor is performed independently for each I/O line through the PIO controllers.

5V-tolerant means that the I/O lines can drive voltage level according to VDDIO, but can be driven with a voltage of up to 5.5V. However, driving an I/O line with a voltage over VDDIO while the programmable pull-up resistor is enabled will create a current path through the pull-up resistor from the I/O line to VDDIO. Care should be taken, in particular at reset, as all the I/O lines default to input with the pull-up resistor enabled at reset.

## 6.6 I/O Line Drive Levels

The PIO lines PA0 to PA3 are high-drive current capable. Each of these I/O lines can drive up to 16 mA permanently. The remaining I/O lines can draw only 8 mA.

However, the total current drawn by all the I/O lines cannot exceed 150 mA (100 mA for SAM7S32/16).



## 7.4 Peripheral DMA Controller

- Handles data transfer between peripherals and memories
- Eleven channels: SAM7S512/256/128/64/321/161
- Nine channels: SAM7S32/16
  - Two for each USART
  - Two for the Debug Unit
  - Two for the Serial Synchronous Controller
  - Two for the Serial Peripheral Interface
  - One for the Analog-to-digital Converter
- Low bus arbitration overhead
  - One Master Clock cycle needed for a transfer from memory to peripheral
  - Two Master Clock cycles needed for a transfer from peripheral to memory
- Next Pointer management for reducing interrupt latency requirements
- Peripheral DMA Controller (PDC) priority is as follows (from the highest priority to the lowest):

| SART0 |
|-------|
| SART1 |
| SC    |
| C     |
| P     |
| BGU   |
| SART0 |
| SART1 |
| SC    |
| р     |
|       |

## 8. Memories

## 8.1 SAM7S512

- 512 Kbytes of Flash Memory, dual plane
  - 2 contiguous banks of 1024 pages of 256 bytes
  - Fast access time, 30 MHz single-cycle access in Worst Case conditions
  - Page programming time: 6 ms, including page auto-erase
  - Page programming without auto-erase: 3 ms
  - Full chip erase time: 15 ms
  - 10,000 write cycles, 10-year data retention capability
  - 32 lock bits, protecting 32 sectors of 64 pages
  - Protection Mode to secure contents of the Flash
- 64 Kbytes of Fast SRAM
  - Single-cycle access at full speed

## 8.2 SAM7S256

- 256 Kbytes of Flash Memory, single plane
  - 1024 pages of 256 bytes
  - Fast access time, 30 MHz single-cycle access in Worst Case conditions
  - Page programming time: 6 ms, including page auto-erase
  - Page programming without auto-erase: 3 ms
  - Full chip erase time: 15 ms
  - 10,000 write cycles, 10-year data retention capability
  - 16 lock bits, protecting 16 sectors of 64 pages
  - Protection Mode to secure contents of the Flash
- 64 Kbytes of Fast SRAM
  - Single-cycle access at full speed

## 8.3 SAM7S128

- 128 Kbytes of Flash Memory, single plane
  - 512 pages of 256 bytes
  - Fast access time, 30 MHz single-cycle access in Worst Case conditions
  - Page programming time: 6 ms, including page auto-erase
  - Page programming without auto-erase: 3 ms
  - Full chip erase time: 15 ms
  - 10,000 write cycles, 10-year data retention capability
  - 8 lock bits, protecting 8 sectors of 64 pages
  - Protection Mode to secure contents of the Flash
- 32 Kbytes of Fast SRAM
  - Single-cycle access at full speed

# 8.4 SAM7S64

- 64 Kbytes of Flash Memory, single plane
  - 512 pages of 128 bytes

#### 8.8.3 Lock Regions

#### 8.8.3.1 SAM7S512

Two Embedded Flash Controllers each manage 16 lock bits to protect 16 regions of the flash against inadvertent flash erasing or programming commands. The SAM7S512 contains 32 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the LOCKE bit in the MC\_FSR register rises and the interrupt line rises if the LOCKE bit has been written at 1 in the MC\_FMR register.

The 16 NVM bits (or 32 NVM bits) are software programmable through the corresponding EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

#### 8.8.3.2 SAM7S256

The Embedded Flash Controller manages 16 lock bits to protect 16 regions of the flash against inadvertent flash erasing or programming commands. The SAM7S256 contains 16 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the LOCKE bit in the MC\_FSR register rises and the interrupt line rises if the LOCKE bit has been written at 1 in the MC\_FMR register.

The 16 NVM bits are software programmable through the EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

#### 8.8.3.3 SAM7S128

The Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against inadvertent flash erasing or programming commands. The SAM7S128 contains 8 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the LOCKE bit in the MC\_FSR register rises and the interrupt line rises if the LOCKE bit has been written at 1 in the MC\_FMR register.

The 8 NVM bits are software programmable through the EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

#### 8.8.3.4 SAM7S64

The Embedded Flash Controller manages 16 lock bits to protect 16 regions of the flash against inadvertent flash erasing or programming commands. The SAM7S64 contains 16 lock regions and each lock region contains 32 pages of 128 bytes. Each lock region has a size of 4 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the LOCKE bit in the MC\_FSR register rises and the interrupt line rises if the LOCKE bit has been written at 1 in the MC\_FMR register.

The 16 NVM bits are software programmable through the EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

#### 8.8.3.5 SAM7S321/32

The Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against inadvertent flash erasing or programming commands. The SAM7S321/32 contains 8 lock regions and each lock region contains 32 pages of 128 bytes. Each lock region has a size of 4 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the LOCKE bit in the MC\_FSR register rises and the interrupt line rises if the LOCKE bit has been written at 1 in the MC\_FMR register.







## 9.1 Reset Controller

The Reset Controller is based on a power-on reset cell and one brownout detector. It gives the status of the last reset, indicating whether it is a power-up reset, a software reset, a user reset, a watchdog reset or a brownout reset. In addition, it controls the internal resets and the NRST pin open-drain output. It allows to shape a signal on the NRST line, guaranteeing that the length of the pulse meets any requirement.

Note that if NRST is used as a reset output signal for external devices during power-off, the brownout detector must be activated.

#### 9.1.1 Brownout Detector and Power-on Reset

The SAM7S Series embeds a brownout detection circuit and a power-on reset cell. Both are supplied with and monitor VDDCORE. Both signals are provided to the Flash to prevent any code corruption during power-up or power-down sequences or if brownouts occur on the VDDCORE power supply.

The power-on reset cell has a limited-accuracy threshold at around 1.5V. Its output remains low during power-up until VDDCORE goes over this voltage level. This signal goes to the reset controller and allows a full re-initialization of the device.

The brownout detector monitors the VDDCORE level during operation by comparing it to a fixed trigger level. It secures system operations in the most difficult environments and prevents code corruption in case of brownout on the VDDCORE.

#### Only VDDCORE is monitored.

When the brownout detector is enabled and VDDCORE decreases to a value below the trigger level (Vbot-, defined as Vbot - hyst/2), the brownout output is immediately activated.

When VDDCORE increases above the trigger level (Vbot+, defined as Vbot + hyst/2), the reset is released. The brownout detector only detects a drop if the voltage on VDDCORE stays below the threshold voltage for longer than about 1µs.

The threshold voltage has a hysteresis of about 50 mV, to ensure spike free brownout detection. The typical value of the brownout detector threshold is 1.68V with an accuracy of  $\pm$  2% and is factory calibrated.

The brownout detector is low-power, as it consumes less than 20  $\mu$ A static current. However, it can be deactivated to save its static current. In this case, it consumes less than 1 $\mu$ A. The deactivation is configured through the GPNVM bit 0 of the Flash.

## 9.2 Clock Generator

The Clock Generator embeds one low-power RC Oscillator, one Main Oscillator and one PLL with the following characteristics:

- RC Oscillator ranges between 22 kHz and 42 kHz
- Main Oscillator frequency ranges between 3 and 20 MHz
- Main Oscillator can be bypassed
- PLL output ranges between 80 and 220 MHz

It provides SLCK, MAINCK and PLLCK.

#### Figure 9-3. Clock Generator Block Diagram



### 9.3 Power Management Controller

The Power Management Controller uses the Clock Generator outputs to provide:

- the Processor Clock PCK
- the Master Clock MCK
- the USB Clock UDPCK (not present on SAM7S32/16)
- all the peripheral clocks, independently controllable
- three programmable clock outputs

The Master Clock (MCK) is programmable from a few hundred Hz to the maximum operating frequency of the device.

The Processor Clock (PCK) switches off when entering processor idle mode, thus allowing reduced power consumption while waiting for an interrupt.

#### Figure 9-4. Power Management Controller Block Diagram



### 9.4 Advanced Interrupt Controller

- Controls the interrupt lines (nIRQ and nFIQ) of an ARM Processor
- Individually maskable and vectored interrupt sources
  - Source 0 is reserved for the Fast Interrupt Input (FIQ)
  - Source 1 is reserved for system peripherals RTT, PIT, EFC, PMC, DBGU, etc.)
  - Other sources control the peripheral interrupts or external interrupts
  - Programmable edge-triggered or level-sensitive internal sources
  - Programmable positive/negative edge-triggered or high/low level-sensitive external sources
- 8-level Priority Controller
  - Drives the normal interrupt of the processor
  - Handles priority of the interrupt sources
  - Higher priority interrupts can be served during service of lower priority interrupt
- Vectoring
  - Optimizes interrupt service routine branch and execution
  - One 32-bit vector register per interrupt source
  - Interrupt vector register reads the corresponding current interrupt vector
- Protect Mode
  - Easy debugging by preventing automatic operations
- Fast Forcing
  - Permits redirecting any interrupt source on the fast interrupt
- General Interrupt Mask
  - Provides processor synchronization on events without triggering an interrupt

### 9.5 Debug Unit

- Comprises:
  - One two-pin UART
  - One Interface for the Debug Communication Channel (DCC) support

## 9.9 PIO Controller

- One PIO Controller, controlling 32 I/O lines (21 for SAM7S32/16)
- Fully programmable through set/clear registers
- Multiplexing of two peripheral functions per I/O line
- For each I/O line (whether assigned to a peripheral or used as general-purpose I/O)
  - Input change interrupt
  - Half a clock period glitch filter
  - Multi-drive option enables driving in open drain
  - Programmable pull-up on each I/O line
  - Pin data status register, supplies visibility of the level on the pin at any time
- Synchronous output, provides Set and Clear of several I/O lines in a single write

## 9.10 Voltage Regulator Controller

The aim of this controller is to select the Power Mode of the Voltage Regulator between Normal Mode (bit 0 is cleared) or Standby Mode (bit 0 is set).



## 10. Peripherals

## 10.1 User Interface

The User Peripherals are mapped in the 256 MBytes of address space between 0xF000 0000 and 0xFFFF EFFF. Each peripheral is allocated 16 Kbytes of address space.

A complete memory map is provided in Figure 8-1 on page 20.

## 10.2 Peripheral Identifiers

The SAM7S Series embeds a wide range of peripherals. Table 10-1 defines the Peripheral Identifiers of the SAM7S512/256/128/64/321/161. Table 10-2 defines the Peripheral Identifiers of the SAM7S32/16. A peripheral identifier is required for the control of the peripheral interrupt with the Advanced Interrupt Controller and for the control of the peripheral clock with the Power Management Controller.

| 0       | AIC                 | Advanced Interrupt Controller | FIQ  |
|---------|---------------------|-------------------------------|------|
| 1       | SYSC <sup>(1)</sup> | System                        |      |
| 2       | PIOA                | Parallel I/O Controller A     |      |
| 3       | Reserved            |                               |      |
| 4       | ADC <sup>(1)</sup>  | Analog-to Digital Converter   |      |
| 5       | SPI                 | Serial Peripheral Interface   |      |
| 6       | US0                 | USART 0                       |      |
| 7       | US1                 | USART 1                       |      |
| 8       | SSC                 | Synchronous Serial Controller |      |
| 9       | ТWI                 | Two-wire Interface            |      |
| 10      | PWMC                | PWM Controller                |      |
| 11      | UDP                 | USB Device Port               |      |
| 12      | TC0                 | Timer/Counter 0               |      |
| 13      | TC1                 | Timer/Counter 1               |      |
| 14      | TC2                 | Timer/Counter 2               |      |
| 15 - 29 | Reserved            |                               |      |
| 30      | AIC                 | Advanced Interrupt Controller | IRQ0 |
| 31      | AIC                 | Advanced Interrupt Controller | IRQ1 |

#### Table 10-1. Peripheral Identifiers (SAM7S512/256/128/64/321/161)

Note: 1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The System Controller is continuously clocked. The ADC clock is automatically started for the first conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.

Note: 1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The System Controller is continuously clocked. The ADC clock is automatically started for the first conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.

## 10.4 PIO Controller A Multiplexing

#### Table 10-3. Multiplexing on PIO Controller A (SAM7S512/256/128/64/321/161)

| PA0  | PWM0  | TIOA0 | High-Drive |  |
|------|-------|-------|------------|--|
| PA1  | PWM1  | TIOB0 | High-Drive |  |
| PA2  | PWM2  | SCK0  | High-Drive |  |
| PA3  | TWD   | NPCS3 | High-Drive |  |
| PA4  | TWCK  | TCLK0 |            |  |
| PA5  | RXD0  | NPCS3 |            |  |
| PA6  | TXD0  | PCK0  |            |  |
| PA7  | RTS0  | PWM3  |            |  |
| PA8  | CTS0  | ADTRG |            |  |
| PA9  | DRXD  | NPCS1 |            |  |
| PA10 | DTXD  | NPCS2 |            |  |
| PA11 | NPCS0 | PWM0  |            |  |
| PA12 | MISO  | PWM1  |            |  |
| PA13 | MOSI  | PWM2  |            |  |
| PA14 | SPCK  | PWM3  |            |  |
| PA15 | TF    | TIOA1 |            |  |
| PA16 | ТК    | TIOB1 |            |  |
| PA17 | TD    | PCK1  | AD0        |  |
| PA18 | RD    | PCK2  | AD1        |  |
| PA19 | RK    | FIQ   | AD2        |  |
| PA20 | RF    | IRQ0  | AD3        |  |
| PA21 | RXD1  | PCK1  |            |  |
| PA22 | TXD1  | NPCS3 |            |  |
| PA23 | SCK1  | PWM0  |            |  |
| PA24 | RTS1  | PWM1  |            |  |
| PA25 | CTS1  | PWM2  |            |  |
| PA26 | DCD1  | TIOA2 |            |  |
| PA27 | DTR1  | TIOB2 |            |  |
| PA28 | DSR1  | TCLK1 |            |  |
| PA29 | RI1   | TCLK2 |            |  |
| PA30 | IRQ1  | NPCS2 |            |  |
| PA31 | NPCS1 | PCK2  |            |  |

## 11.2 QFN Packages

Figure 11-2. 48-pad QFN Package



|                                 | -        |          |       |             |       |       |
|---------------------------------|----------|----------|-------|-------------|-------|-------|
| Symbol                          |          |          |       |             |       |       |
| Symbol                          |          |          |       |             |       |       |
| А                               | -        | -        | 090   | -           | -     | 0.035 |
| A1                              | -        | -        | 0.050 | -           | -     | 0.002 |
| A2                              | _        | 0.65     | 0.70  | _           | 0.026 | 0.028 |
| A3                              |          | 0.20 REF | •     | 0.008 REF   |       |       |
| b                               | 0.18     | 0.20     | 0.23  | 0.007       | 0.008 | 0.009 |
| D                               | 7.00 bsc |          |       | 0.276 bsc   |       |       |
| D2                              | 5.45     | 5.60     | 5.75  | 0.215       | 0.220 | 0.226 |
| E                               |          | 7.00 bsc |       | 0.276 bsc   |       |       |
| E2                              | 5.45     | 5.60     | 5.75  | 0.215 0.220 |       | 0.226 |
| L                               | 0.35     | 0.40     | 0.45  | 0.014       | 0.016 | 0.018 |
| е                               |          | 0.50 bsc | •     | 0.020 bsc   |       |       |
| R                               | 0.09     | _        | _     | 0.004       | _     | _     |
| Tolerances of Form and Position |          |          |       |             |       |       |
| ааа                             | 0.10     |          |       | 0.004       |       |       |
| bbb                             |          | 0.10     |       | 0.004       |       |       |
| ссс                             |          | 0.05     |       |             | 0.002 |       |

#### Table 11-3. 48-pad QFN Package Dimensions (in mm)

## 12. SAM7S Ordering Information

| MLR A Ordering<br>Code               | MLR B<br>Ordering Code                 | MLR C<br>Ordering Code               | MLR D<br>Ordering Code               | Package           | Package<br>Type | Temperature<br>Operating<br>Range |
|--------------------------------------|--|--------------------------------------|--------------------------------------|-------------------|-----------------|-----------------------------------|
| AT91SAM7S16-AU<br>AT91SAM7S16-MU     | _                                      | -                                    | _                                    | LQFP 48<br>QFN 48 | Green           | Industrial<br>(-40· C to 85· C)   |
| AT91SAM7S161-AU                      | _                                      | -                                    | _                                    | LQFP 64           | Green           | Industrial<br>(-40· C to 85· C)   |
| AT91SAM7S32-AU-001<br>AT91SAM7S32-MU | AT91SAM7S32B-AU<br>AT91SAM7S32B-MU     |                                      |                                      | LQFP 48<br>QFN 48 | Green           | Industrial<br>(-40· C to 85· C)   |
| AT91SAM7S321-AU<br>AT91SAM7S321-MU   | _                                      | _                                    | _                                    | LQFP 64<br>QFN 64 | Green           | Industrial<br>(-40· C to 85· C)   |
| _                                    | AT91SAM7S64B-AU<br>AT91SAM7S64B-MU     | AT91SAM7S64C-AU<br>AT91SAM7S64C-MU   | _                                    | LQFP 64<br>QFN 64 | Green           | Industrial<br>(-40· C to 85· C)   |
| _                                    | AT91SAM7S128-AU-001<br>AT91SAM7S128-MU | AT91SAM7S128C-AU<br>AT91SAM7S128C-MU | AT91SAM7S128D-AU<br>AT91SAM7S128D-MU | LQFP 64<br>QFN 64 | Green           | Industrial<br>(-40· C to 85· C)   |
| _                                    | AT91SAM7S256-AU-001<br>AT91SAM7S256-MU | AT91SAM7S256C-AU<br>AT91SAM7S256C-MU | AT91SAM7S256D-AU<br>AT91SAM7S256D-MU | LQFP 64<br>QFN 64 | Green           | Industrial<br>(-40· C to 85· C)   |
| AT91SAM7S512-AU<br>AT91SAM7S512-MU   | AT91SAM7S512B-AU<br>AT91SAM7S512B-MU   | -                                    | _                                    | LQFP 64<br>QFN 64 | Green           | Industrial<br>(-40· C to 85· C)   |

Table 12-1. SAM7S Series Ordering Information

## **Revision History**

|        | First issue - Unqualified on Intranet  |                    |
|--------|--|--------------------|
| 6175AS | Corresponds to 6175A full datasheet approval loop.   |                    |
|        | Qualified on Intranet.   |                    |
| 6175BS | Section 8. "Memories" on page 18 updated: 2 ms => 3 ms, 10 ms => 15 ms, 4 ms => 6 ms   | CSR05-529          |
| 6175CS | Section 12. "SAM7S Ordering Information" AT91SAM7S321 changed in Table 12-1 on page 47   | #2342              |
| 617509 | "Features", Table 1-1, "Configuration Summary," on page 3, Section 4. "Package and Pinout"   | #2444              |
| 017503 | Section 12. "SAM7S Ordering Information" QFN package information added   | #2444              |
| 6175ES | Section 10.11 on page 39 USB Device port, Ping-pong Mode includes Isochronous endpoints.   | specs              |
|        | "Features" on page 1, and global: AT91SAM7S512 added to series. Reference to Manchester Encoder removed from USART.  |                    |
|        | Section 8. "Memories" Reformatted Memories, Consolidated Memory Mapping in Figure 8-1 on page 20   | #2748              |
|        | Section 10. "Peripherals" Reordered sub sections.  |                    |
|        | Section 11. "Package Drawings" QFN, LQFP package drawings added.   |                    |
|        | "ice_nreset" signals changed to" power_on_reset" in System Controller block diagrams, Figure 9-1 on page 26 and Figure 9-2 on page 27.   | #2832<br>(DBGU IP) |
|        | Section 4. "Package and Pinout" LQFP and QFN Package Outlines replace Mechanical Overview.   |                    |
|        | Section 10.1 "User Interface", User peripherals are mapped between 0xF000 0000 and 0xFFFF EFFF.  | rfo review         |
|        | SYSIRQ changed to SYSC in "Peripheral Identifiers" Table 10-1 and Table 10-2   |                    |
| 6175FS | AT91SAM7S161 and AT91SAM7S16 added to product family   | BDs                |
|        | <b>Features:</b> Timer Counter, on page 2 product specific information rewritten, Table 1-1, "Configuration Summary," on page 3, footnote explains TC on AT91SAM7S32/16 has only two channels accessible via PIO, and in Section 10.9 "Timer Counter", precisions added to "compare and capture" output/input. | 4208               |
|        | Section 10.6 "Two-wire Interface", updated reference to I <sup>2</sup> C compatibility, internal address registers, slave addressing, Modes for AT91SAM7S161/16  | rfo review         |
|        | "One Two-wire Interface (TWI)" on page 2, updated in Features  |                    |
|        | Section 10.12 "Analog-to-digital Converter", updated Successive Approximation Register ADC and the INL, DNL ± values of LSB.   |                    |
|        | Section 8.8.3 "Lock Regions", locked-region's erase or program command updated   |                    |
|        | Section 9.5 "Debug Unit", Chip ID updated.   | 4325               |
|        | Section 6. "I/O Lines Considerations", JTAG Port Pin, Test Pin, Erase Pin, updated.  | 5063               |

|         | "Features", "Debug Unit (DBGU)" updated with "Mode for General Purpose 2-wire UART Serial Communication"                                | 5846 |  |  |  |  |
|---------|---|------|--|--|--|--|
|         | Section 7.4 "Peripheral DMA Controller", added list of PDC priorities.  |      |  |  |  |  |
|         | Section 9. "System Controller", Figure 9-1 and Figure 9-2 RTT is reset by "power_on_reset".   | 5224 |  |  |  |  |
| 6175GS  | Section 9.1.1 "Brownout Detector and Power-on Reset", fourth paragraph reduced.   | 5685 |  |  |  |  |
|         | Section 9.5 "Debug Unit", the list; Section I "Chip ID Registers", chip IDs updated, added SAM7S32 Rev B and SAM7S64 Rev B to the list. |      |  |  |  |  |
|         | Section 12. "SAM7S Ordering Information", Updated product ordering information by MRL A and MRL B versions.                             |      |  |  |  |  |
| 0475110 | Section 6.2 "Test Pin", added to SAM-BA Boot recovery procedure, a power cycle of the board is mandatory.                               | 6068 |  |  |  |  |
| 0173113 | Section 8.10 "SAM-BA Boot Assistant", added to SAM-BA Boot recovery procedure, a power cycle of the board is mandatory.                 |      |  |  |  |  |
| 617519  | Section 9.5 "Debug Unit", Chip ID Registers list updated.   |      |  |  |  |  |
| 017515  | MRL C column added to Table 12-1, "SAM7S Series Ordering Information".  |      |  |  |  |  |
|         | Product Series Naming Convention  |      |  |  |  |  |
|         | Except for part ordering and library references, AT91 prefix dropped from most nomenclature.  |      |  |  |  |  |
| 6175JS  | AT91SAM7S becomes SAM7S.  |      |  |  |  |  |
|         | Debug Unit:   |      |  |  |  |  |
|         | "Chip ID Registers" on page 31, Chip ID is 0x270B0A4F for AT91SAM7S512 Rev B  | 7343 |  |  |  |  |
| 6175KS  | Section 9.5 "Debug Unit", Chip ID Registers list updated. Added Chip ID for SAM7S128 Rev D and SAM7S256 Rev D                           |      |  |  |  |  |
|         | Table 12-1, "SAM7S Series Ordering Information". Added SAM7S128 Rev D and SAM7S256 Rev D  |      |  |  |  |  |

# Atmel Enabling Unlimited Possibilities<sup>®</sup>

Atmel Corporation 1600 Technology Drive San Jose, CA 95110 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan G.K. 16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN Tel: (+81) (3) 6417-0300 Fax: (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 6175KS-ATARM-25-Oct-12

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, SAM-BA<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows<sup>®</sup> and others are registered trademarks or trademarks of Microsoft Corporation in the US and/or in other countries. ARM<sup>®</sup>, the ARM Powered<sup>®</sup> logo, ARM7TDMI<sup>®</sup>, Thumb<sup>®</sup>, and others are registered trademarks or trademarks of ARM Limited. Other terms and product names may be the trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.