

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Obsolete
Core Processor	C166SV2
Core Size	16-Bit
Speed	40MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	PWM, WDT
Number of I/O	103
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 2.7V
Data Converters	A/D 16x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	PG-TQFP-144-7
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/sak-xc167ci-16f40f-bb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2006-08 Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2006. All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



# 16-Bit Single-Chip Microcontroller with C166SV2 Core XC166 Family

# **1** Summary of Features

- High Performance 16-bit CPU with 5-Stage Pipeline
  - 25 ns Instruction Cycle Time at 40 MHz CPU Clock (Single-Cycle Execution)
  - 1-Cycle Multiplication (16 ×16 bit), Background Division (32 / 16 bit) in 21 Cycles
  - 1-Cycle Multiply-and-Accumulate (MAC) Instructions
  - Enhanced Boolean Bit Manipulation Facilities
  - Zero-Cycle Jump Execution
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Fast Context Switching Support with Two Additional Local Register Banks
  - 16 Mbytes Total Linear Address Space for Code and Data
  - 1024 Bytes On-Chip Special Function Register Area (C166 Family Compatible)
- 16-Priority-Level Interrupt System with 77 Sources, Sample-Rate down to 50 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
- Clock Generation via on-chip PLL (factors 1:0.15 ... 1:10), or via Prescaler (factors 1:1 ... 60:1)
- On-Chip Memory Modules
  - 2 Kbytes On-Chip Dual-Port RAM (DPRAM)
  - 4 Kbytes On-Chip Data SRAM (DSRAM)
  - 2 Kbytes On-Chip Program/Data SRAM (PSRAM)
  - 128 Kbytes On-Chip Program Memory (Flash Memory)
- On-Chip Peripheral Modules
  - 16-Channel A/D Converter with Programmable Resolution (10-bit or 8-bit) and Conversion Time (down to 2.55  $\mu s$  or 2.15  $\mu s)$
  - Two 16-Channel General Purpose Capture/Compare Units (32 Input/Output Pins)
  - Capture/Compare Unit for flexible PWM Signal Generation (CAPCOM6) (3/6 Capture/Compare Channels and 1 Compare Channel)
  - Multi-Functional General Purpose Timer Unit with 5 Timers
  - Two Synchronous/Asynchronous Serial Channels (USARTs)
  - Two High-Speed-Synchronous Serial Channels
  - On-Chip TwinCAN Interface (Rev. 2.0B active) with 32 Message Objects (Full CAN/Basic CAN) on Two CAN Nodes, and Gateway Functionality
  - IIC Bus Interface (10-bit addressing, 400 kbit/s) with 3 Channels (multiplexed)
  - On-Chip Real Time Clock, Driven by Dedicated Oscillator
- · Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog



# 2.2 Pin Configuration and Definition

The pins of the XC167 are described in detail in **Table 2**, including all their alternate functions. **Figure 2** summarizes all pins in a condensed way, showing their location on the 4 sides of the package. E\*) and C\*) mark pins to be used as alternate external interrupt inputs, C\*) marks pins that can have CAN interface lines assigned to them.





Table 2	Fable 2Pin Definitions and Functions								
Sym- bol	Pin Num.	Input Outp.	Function						
P20.12	3	IO	For details,	please refer to the description of P20.					
NMI	4	1	Non-Maska pin causes the PWRDI pin must be mode. If NN continue to If not used,	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the XC167 into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.					
P6		10	Port 6 is an programme state) or ou driver). The or special). The Port 6	8-bit bidirectional I/O port. Each pin can be ed for input (output driver in high-impedance itput (configurable as push/pull or open drain e input threshold of Port 6 is selectable (standard pins also serve for alternate functions:					
P6.0	7	0		Chip Select 0 Output, CARCOM1: CC0 Capture Inp./Compare Output					
P6.1	8	0	CS1 CC110	Chip Select 1 Output, CAPCOM1: CC1 Capture Inp./Compare Output					
P6.2	9	0	CS2	CAPCOM1: CC2 Capture Inp./Compare Output					
P6.3	10	0	$\frac{CO2}{CS3}$	CAPCOM1: CC3 Capture Inp./Compare Output					
P6.4	11	0	CS4 CC4IO	CAPCOM1: CC4 Capture Inp./Compare Output					
P6.5	12		HOLD	External Master Hold Request Input,					
P6.6	13	10 1/0	HLDA	Hold Acknowledge Output (master mode) or Input (slave mode),					
P6.7	14	10 0 10	CC6IO BREQ CC7IO	CAPCOM1: CC6 Capture Inp./Compare Output Bus Request Output, CAPCOM1: CC7 Capture Inp./Compare Output					



Table 2	Pin Definitions and Functions (cont'd)						
Sym- bol	Pin Num.	Input Outp.	Function				
P7		ΙΟ	Port 7 is a 4-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 7 is selectable (standard or special).				
			interface lines <sup>1)</sup>				
P7.4	15	I/O I	CC28IO CAPCOM2: CC28 Capture Inp./Compare Outp., CAN2 RxD CAN Node 2 Receive Data Input,				
		1	EX7IN Fast External Interrupt 7 Input (alternate pin B)				
P7.5	16	I/O O I	CC29IO CAPCOM2: CC29 Capture Inp./Compare Outp., CAN2_TxD CAN Node 2 Transmit Data Output, EX6IN East External Interrupt 6 Input (alternate pin B)				
P7.6	17	I/O I	CC30IO CAPCOM2: CC30 Capture Inp./Compare Outp., CAN1_RxD CAN Node 1 Receive Data Input,				
P7.7	18	I I/O O I	EX71NFast External Interrupt 7 input (alternate pin A)CC31IOCAPCOM2: CC31 Capture Inp./Compare Outp.,CAN1_TxD CAN Node 1 Transmit Data Output,EX6INFast External Interrupt 6 Input (alternate pin A)				



Table 2	Pin Definitions and Functions (cont'd)						
Sym- bol	Pin Num.	Input Outp.	Function				
P4		IO	Port 4 is an 8-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 4 is selectable (standard or special). Port 4 can be used to output the segment address lines, the entional chip coloct lines, and for corial interface lines; <sup>1</sup> )				
P4.0	80	0	A16 Least Significant Segment Address Line				
P4.1	81	0	A17 Segment Address Line				
P4.2	82	0	A18 Segment Address Line				
P4.3	83	0	A19 Segment Address Line				
P4.4	84	0	A20 Segment Address Line,				
		I	CAN2_RxD CAN Node 2 Receive Data Input,				
		I	EX5IN Fast External Interrupt 5 Input (alternate pin B)				
P4.5	85	0	A21 Segment Address Line,				
		I	CAN1_RxD CAN Node 1 Receive Data Input,				
		I	EX4IN Fast External Interrupt 4 Input (alternate pin B)				
P4.6	86	0	A22 Segment Address Line,				
		0	CAN1_TxD CAN Node 1 Transmit Data Output,				
		I	EX5IN Fast External Interrupt 5 Input (alternate pin A)				
P4.7	87	0	A23 Most Significant Segment Address Line,				
			CAN1_RxD CAN Node 1 Receive Data Input,				
		0	CAN2_TxD CAN Node 2 Transmit Data Output,				
		I	EX4IN Fast External Interrupt 4 Input (alternate pin A)				



Table 2	Pin Definitions and Functions (cont'd)									
Sym- bol	Pin Num.	Input Outp.	Function							
PORT1		10	PORT1 consists of the two 8-bit bidirectional I/O ports P1L							
			and P1H. E	and P1H. Each pin can be programmed for input (output						
			driver in hig	driver in high-impedance state) or output.						
			PORT1 is u	PORT1 is used as the 16-bit address bus (A) in						
			demultiplex	ed bus modes (also after switching from a						
			demultiplex	ed to a multiplexed bus mode).						
			The following	ng PORT1 pins also serve for alt. functions:						
P1L.0	117	I/O	CC60	CAPCOM6: Input / Output of Channel 0						
P1L.1	118	0	COUT60	CAPCOM6: Output of Channel 0						
P1L.2	119	I/O	CC61	CAPCOM6: Input / Output of Channel 1						
P1L.3	120	0	COUT61	CAPCOM6: Output of Channel 1						
P1L.4	121	I/O	CC62	CAPCOM6: Input / Output of Channel 2						
P1L.5	122	0	COUT62	CAPCOM6: Output of Channel 2						
P1L.6	123	0	<u>COUT6</u> 3	Output of 10-bit Compare Channel						
P1L.7	124	1	CTRAP	CAPCOM2: CC22 Capture Inp./Compare Outp.						
				CTRAP is an input pin with an internal pull-up						
				resistor. A low level on this pin switches the						
				CAPCOM6 compare outputs to the logic level						
				defined by software (if enabled).						
		1/0	<u>CC22IO</u>	CAPCOM2: CC22 Capture Inp./Compare Outp.						
P1H.0	127		CC6POS0	CAPCOM6: Position 0 Input,						
			EXOIN	Fast External Interrupt 0 Input (alternate pin B),						
	100	1/0	<u>CC23IO</u>	CAPCOM2: CC23 Capture Inp./Compare Outp.						
P1H.1	128		CC6POS1	CAPCOM6: Position 1 Input,						
	100	1/0	MRS11	SSC1 Master-Receive/Slave-Transmit In/Out.						
P1H.2	129		CC6POS2	CAPCOM6: Position 2 Input,						
	100	1/0	MISR1	SSC1 Master-Transmit/Slave-Receive Out/Inp.						
P1H.3	130	1/0	SCLK1	SSC1 Master Clock Output / Slave Clock Input,						
	101		EXUIN	Fast External Interrupt U Input (alternate pin A)						
	131			CAPCONIZ: CC24 Capture Inp./Compare Outp.						
PIH.5	132			CAPCONIZ: CC25 Capture Inp./Compare Outp.						
P1H.6	133	1/0	002610	CAPCOM2: CC26 Capture Inp./Compare Outp.						
P1H./	134	1/O	002/10	CAPCOM2: CC27 Capture Inp./Compare Outp.						



Table 2	2 Pin Definitions and Functions (cont'd)				
Sym- bol	Pin Num.	Input Outp.	Function		
XTAL2 XTAL1	137 138	O I	<ul> <li>XTAL2: Output of the main oscillator amplifier circuit</li> <li>XTAL1: Input to the main oscillator amplifier and input to the internal clock generator</li> <li>To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.</li> <li>Note: Input pin XTAL1 belongs to the core voltage domain</li> </ul>		
			Therefore, input voltages must be within the range defined for $V_{DDI}$ .		
XTAL3 XTAL4	140 141	1 O	<ul> <li>XTAL3: Input to the auxiliary (32-kHz) oscillator amplifier</li> <li>XTAL4: Output of the auxiliary (32-kHz) oscillator amplifier circuit</li> <li>To clock the device from an external source, drive XTAL3, while leaving XTAL4 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.</li> </ul>		
			Note: Input pin XTAL3 belongs to the core voltage domain. Therefore, input voltages must be within the range defined for $V_{DDI}$ .		
RSTIN	142	1	Reset Input with Schmitt-Trigger characteristics. A low-level at this pin while the oscillator is running resets the XC167. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. Note: The reset duration must be sufficient to let the hardware configuration signals settle. <u>External circuitry must guarantee low-level at the RSTIN pin at least until both power supply voltages have reached the operating range.</u>		
BRK OUT	143	0	Debug System: Break Out		
BRKIN	144	I	Debug System: Break In		
NC	1, 2, 107 - 110	_	No connection. It is recommended not to connect these pins to the PCB.		



Table 2	le 2 Pin Definitions and Functions (cont'd)				
Sym- bol	Pin Num.	Input Outp.	Function		
$V_{AREF}$	41	_	Reference voltage for the A/D converter.		
$V_{AGND}$	42	-	Reference ground for the A/D converter.		
V <sub>DDI</sub>	48, 78, 135	-	Digital Core Supply Voltage (On-Chip Modules): +2.5 V during normal operation and idle mode. Please refer to the <b>Operating Conditions</b> .		
V <sub>DDP</sub>	6, 20, 28, 58, 88, 103, 125	-	Digital Pad Supply Voltage (Pin Output Drivers): +5 V during normal operation and idle mode. Please refer to the <b>Operating Conditions</b> .		
V <sub>SSI</sub>	47, 79, 136, 139	-	<b>Digital Ground</b> Connect decoupling capacitors to adjacent $V_{DD}/V_{SS}$ pin pairs as close as possible to the pins.		
V <sub>SSP</sub>	5, 19, 27, 89, 104, 126	-	All $V_{\rm SS}$ pins must be connected to the ground-line or ground-plane.		

1) The CAN interface lines are assigned to ports P4, P7, and P9 under software control.



# 3.8 General Purpose Timer (GPT12E) Unit

The GPT12E unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT12E unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the system clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 4 system clock cycles.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components. It may also be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.





#### Figure 7 Block Diagram of GPT1

With its maximum resolution of 2 system clock cycles, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The









## 3.10 A/D Converter

For analog signal measurement, a 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable (in two modes) and can thus be adjusted to the external circuitry. The A/D converter can also operate in 8-bit conversion mode, where the conversion time is further reduced.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the XC167 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the prespecified channels are repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).

The Auto-Power-Down feature of the A/D converter minimizes the power consumption when no conversion is in progress.



Port Output Driver Mode	Maximum Output Current $(I_{OLmax}, -I_{OHmax})^{1)}$	Nominal Output Current ( <i>I</i> <sub>OLnom</sub> , - <i>I</i> <sub>OHnom</sub> )
Strong driver	10 mA	2.5 mA
Medium driver	4.0 mA	1.0 mA
Weak driver	0.5 mA	0.1 mA

#### Table 12 Current Limits for Port Output Drivers

1) An output current above  $|I_{OXnom}|$  may be drawn from up to three pins at the same time. For any group of 16 neighboring port output pins the total output current in each direction ( $\Sigma I_{OL}$  and  $\Sigma - I_{OH}$ ) must remain below 50 mA.

Table 13	Power Consum	ption XC167	(Operating	Conditions apply)	
			(Oporading	contaitionio appig/	

Parameter	Sym-	Limit Values		Unit	Test Condition	
	bol	Min.	Max.			
Power supply current (active) with all peripherals active	I <sub>DDI</sub>	-	15 + 2.6 × f <sub>CPU</sub>	mA	$f_{\rm CPU}$ in [MHz] <sup>1)2)</sup>	
Pad supply current	$I_{\rm DDP}$	_	5	mA	3)	
Idle mode supply current with all peripherals active	I <sub>IDX</sub>	-	15 + 1.2 × f <sub>CPU</sub>	mA	$f_{\rm CPU}$ in [MHz] <sup>2)</sup>	
Sleep and Power down mode supply current caused by leakage <sup>4)</sup>	<i>I</i> <sub>PDL</sub> <sup>5)</sup>	_	128,000 × e <sup>-α</sup>	mA	$V_{\rm DDI} = V_{\rm DDImax}^{6)}$ $T_{\rm J} \text{ in [°C]}$ $\alpha =$ 4670 / (273 + $T_{\rm J}$ )	
Sleep and Power down mode supply current caused by leakage and the RTC running, clocked by the main oscillator <sup>4)</sup>	<i>I</i> <sub>PDM</sub> <sup>7)</sup>	_	0.6 + 0.02 × $f_{OSC}$ + $I_{PDL}$	mA	$V_{\text{DDI}} = V_{\text{DDImax}}$ $f_{\text{OSC}}$ in [MHz]	
Sleep and Power down mode supply current caused by leakage and the RTC running, clocked by the auxiliary oscillator at 32 kHz <sup>4)</sup>	I <sub>PDA</sub>	_	0.1 + I <sub>PDL</sub>	mA	$V_{\rm DDI}$ = $V_{\rm DDImax}$	

1) During Flash programming or erase operations the supply current is increased by max. 5 mA.

2) The supply current is a function of the operating frequency. This dependency is illustrated in Figure 11. These parameters are tested at  $V_{\text{DDImax}}$  and maximum CPU clock frequency with all outputs disconnected and all inputs at  $V_{\text{IL}}$  or  $V_{\text{IH}}$ .

3) The pad supply voltage pins ( $V_{\text{DDP}}$ ) mainly provides the current consumed by the pin output drivers. A small amount of current is consumed even though no outputs are driven, because the drivers' input stages are switched and also the Flash module draws some power from the  $V_{\text{DDP}}$  supply.



Table 16 VCO B	ands for PLL Operation'			
PLLCON.PLLVB	VCO Frequency Range	Base Frequency Range		
00	100 150 MHz	20 80 MHz		
01	150 200 MHz	40 130 MHz		
10	200 250 MHz	60 180 MHz		
11	Reserved			

#### .1) 4: . . 40 £

1) Not subject to production test - verified by design/characterization.



# 4.4.3 External Clock Drive XTAL1

#### **Table 19External Clock Drive Characteristics** (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit
			Min.	Max.	
Oscillator period	t <sub>OSC</sub>	SR	25	250 <sup>1)</sup>	ns
High time <sup>2)</sup>	t <sub>1</sub>	SR	6	_	ns
Low time <sup>2)</sup>	t <sub>2</sub>	SR	6	_	ns
Rise time <sup>2)</sup>	<i>t</i> <sub>3</sub>	SR	_	8	ns
Fall time <sup>2)</sup>	<i>t</i> <sub>4</sub>	SR	_	8	ns

1) The maximum limit is only relevant for PLL operation to ensure the minimum input frequency for the PLL.

2) The clock input signal must reach the defined levels  $V_{\rm ILC}$  and  $V_{\rm IHC}$ .



#### Figure 17 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal or a ceramic resonator, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.

It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is verified by design only (not subject to production test).



#### Variable Memory Cycles

External bus cycles of the XC167 are executed in five subsequent cycle phases (AB, C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to the respective external module (memory, peripheral, etc.).

The duration of the access phase can optionally be controlled by the external module via the READY handshake input.

This table provides a summary of the phases and the respective choices for their duration.

Table 21	Programmable Bus C	ycle Phases (	(see timing	ı diagrams)
				, 0 ,

Bus Cycle Phase	Parameter	Valid Values	Unit
Address setup phase, the standard duration of this phase $(1 \dots 2 \text{ TCP})$ can be extended by $0 \dots 3 \text{ TCP}$ if the address window is changed	tp <sub>AB</sub>	1 2 (5)	TCP
Command delay phase	tp <sub>C</sub>	03	TCP
Write Data setup/MUX Tristate phase	<i>tp</i> <sub>D</sub>	0 1	TCP
Access phase	tp <sub>E</sub>	1 32	TCP
Address/Write Data hold phase	tp <sub>F</sub>	03	TCP

Note: The bandwidth of a parameter (minimum and maximum value) covers the whole operating range (temperature, voltage) as well as process variations. Within a given device, however, this bandwidth is smaller than the specified range. This is also due to interdependencies between certain parameters. Some of these interdependencies are described in additional notes (see standard timing).





Figure 21 Multiplexed Bus Cycle



#### Package and Reliability



Figure 27 P-TQFP-144-19 (Plastic Thin Quad Flat Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products. Dimensions in mm

www.infineon.com