

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	16MHz
Connectivity	I <sup>2</sup> C
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	D/A 1x7b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4014sxs-421t






# Contents

Block Diagram	
Functional Description	3
Functional Overview	4
CPU and Memory Subsystem	4
System Resources	4
Analog Blocks	5
Fixed Function Digital	5
GPIO	5
Special Function Peripherals	5
Pinouts	6
Power	8
Unregulated External Supply	8
Regulated External Supply	8
Development Support	9
Documentation	9
Online	9
Tools	9
Electrical Specifications	10
Absolute Maximum Ratings	10
Device Level Specifications	

Analog Peripherals	14
Digital Peripherals	16
Memory	
System Resources	
Ordering Information	21
Part Numbering Conventions	21
Packaging	
Package Outline Drawings	
Acronyms	
Document Conventions	28
Units of Measure	28
Document History Page	29
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	31



### **Block Diagram**



# **Functional Description**

PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

■ Allows disabling of debug features

- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, will have only limited capability for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.



# Automotive PSoC<sup>®</sup> 4: PSoC 4000 Family Datasheet

#### **Analog Blocks**

#### Low-power Comparators

The PSoC 4000 has a low-power comparator, which uses the built-in voltage reference. Any one of up to 16 pins can be used as a comparator input and the output of the comparator can be brought out to a pin. The selected comparator input is connected to the minus input of the comparator with the plus input always connected to the 1.2-V voltage reference

#### Current DACs

The PSoC 4000 has two IDACs, which can drive any of up to 16 pins on the chip. These IDACs have programmable current ranges.

#### Analog Multiplexed Buses

The PSoC 4000 has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on Ports 0, 1, and 2.

# **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention.

#### Serial Communication Block (SCB)

The PSoC 4000 has a serial communication block, which implements a multi-master I<sup>2</sup>C interface.

**I<sup>2</sup>C Mode**: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000 and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The  $I^2C$  peripheral is compatible with the  $I^2C$  Standard-mode and Fast-mode devices as defined in the NXP  $I^2C$ -bus specification and user manual (UM10204). The  $I^2C$  bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000 is not completely compliant with the I<sup>2</sup>C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.

#### **GPIO**

The PSoC 4000 has up to 20 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - ☐ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
  - ☐ Strong pull-up with weak pull-down
  - □ Open drain with strong pull-down
  - □ Open drain with strong pull-up
  - ☐ Strong pull-up with strong pull-down
  - □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4000).

### **Special Function Peripherals**

#### CapSense

CapSense is supported in the PSoC 4000 through a CSD block that can be connected to up to 16 pins through an analog mux bus via an analog switch (pins on Port 3 are not available for CapSense purposes). CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

Page 6 of 31



### **Pinouts**

The following is the pin list for PSoC 4000. All Port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4000 Pin Descriptions

	24-QFN		16-SOIC		
Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
1	P0.0/TRIN0			TRIN0: Trigger Input 0	
2	P0.1/TRIN1/ CMPO_0	3	P0.1/TRIN1/CMPO_0	TRIN1: Trigger Input 1	CMPO_0: Sense Comp Out
3	P0.2/TRIN2	4	P0.2/TRIN2	TRIN2: Trigger Input 2	
4	P0.3/TRIN3			TRIN3: Trigger Input 3	
5	P0.4/TRIN4/ CMPO_0/EXT_CLK	5	P0.4/TRIN4/CMPO_0 /EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, External Clock, CMOD Cap
6	VCCD	6	VCCD		
7	VDD	7	VDD		
8	VSS	8	VSS		
9	P0.5	9	P0.5		
10	P0.6	10	P0.6		
11	P0.7				
12	P1.0				
13	P1.1/OUT0	11	P1.1/OUT0	OUT0: PWM OUT 0	
14	P1.2/SCL	12	P1.2/SCL		I2C Clock
15	P1.3/SDA	13	P1.3/SDA		I2C Data
16	P1.4/UND0			UND0: Underflow Out	
17	P1.5/OVF0			OVF0: Overflow Out	
18	P1.6/OVF0/UND0 /nOUT0/CMPO_0	14	P1.6/OVF0/UND0 /nOUT0/CMPO_0	nOUT0: Complement of OUT0 (not OUT)	CMPO_0: Sense Comp Out, Internal Reset function during POR (must not have load to ground during POR).
19	P1.7/MATCH/EXT_C LK	15	P1.7/MATCH/EXT_C LK	MATCH: Match Out	External Clock
20	P2.0	16	P2.0		
21	P3.0/SDA/ SWD_IO	1	P3.0/SDA/ SWD_IO		I2C Data, SWD IO
22	P3.1/SCL/ SWD_CLK	2	P3.1/SCL/ SWD_CLK		I2C Clock, SWD Clock
23	P3.2			OUT0:PWM OUT 0	
24	XRES				XRES: External Reset

Document Number: 001-92145 Rev. \*E



#### Descriptions of the Pin functions are as follows:

VDD: Power supply for both analog and digital sections.

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%).

Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by the firmware.

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 24-pin QFN and 16-pin SOIC.

Figure 2. 24-pin QFN Pinout





Figure 3. 16-pin SOIC Pinout



Document Number: 001-92145 Rev. \*E



# **Electrical Specifications**

# **Absolute Maximum Ratings**

Table 2. Absolute Maximum Ratings<sup>[1]</sup>

14510 21 71501	Jiato maximani	. tuttingo					
Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to V <sub>SS</sub>	-0.5	_	6	V	
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SS</sub>	-0.5	-	1.95	V	
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5	V	
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25	mA	
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH} > V_{DDD}$ , and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	_	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	
DIDTO		1 III carrent for later up	140		140	1117 \	

#### Note

Document Number: 001-92145 Rev. \*E Page 10 of 31

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended
periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



### **Device Level Specifications**

All specifications are valid for  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  for A grade devices and  $-40~^{\circ}\text{C} \le T_{A} \le 105~^{\circ}\text{C}$  for S grade devices, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### Table 3. DC Specifications

Typical values measured at  $V_{DD}$  = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max <sup>[2]</sup>	Units	Details/ Conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	_	5.5	V	With regulator enabled
SID255	V <sub>DD</sub>	Power supply input voltage ( $V_{CCD} = V_{DD}$ )	1.71	-	1.89	V	Internally unregulated supply
SID54	$V_{DDIO}$	V <sub>DDIO</sub> domain supply	1.71	_	$V_{DD}$	V	
SID55	C <sub>EFC</sub>	External regulator voltage bypass	-	0.1	_	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	_	1	_	μF	X5R ceramic or better
Active Mode,	V <sub>DD</sub> = 1.8 to 5.5	V					
SID9	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	2.0	2.85	mA	
SID12	I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	3.2	3.75	mA	
SID16	I <sub>DD11</sub>	Execute from flash; CPU at 16 MHz	_	4.0	4.5	mA	
Sleep Mode,	V <sub>DDD</sub> = 1.71 to 5	.5 V					
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT on. 6 MHz	_	1.1	-	mA	
SID25A	I <sub>DD20A</sub>	I <sup>2</sup> C wakeup, WDT on. 12 MHz	-	1.4	-	mA	
Deep Sleep N	lode, V <sub>DD</sub> = 1.8 t	o 3.6 V (Regulator on)					
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	8.2	μA	
Deep Sleep N	lode, V <sub>DD</sub> = 3.6 t	o 5.5 V (Regulator on)					
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	12	μA	
Deep Sleep N	lode, V <sub>DD</sub> = V <sub>CC</sub>	D = 1.71 to 1.89 V (Regulator bypassed)	)				
SID37	I <sub>DD32</sub>	I <sup>2</sup> C wakeup and WDT on	_	2.5	9.2	μA	
XRES Curren	t						
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	_	2	5	mA	

#### Note

<sup>2.</sup> Maximum values corresponds to values at higher temperature (105  $^{\circ}\text{C}).$ 



# **Analog Peripherals**

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID330 <sup>[6]</sup>	I <sub>CMP1</sub>	Block current, High Bandwidth mode	-	_	110	μA	
SID331 <sup>[6]</sup>	I <sub>CMP2</sub>	Block current, Low Power mode	-	-	85	μA	
SID332 <sup>[6]</sup>	V <sub>OFFSET1</sub>	Offset voltage, High Bandwidth mode	_	10	30	mV	
SID333 <sup>[6]</sup>	V <sub>OFFSET2</sub>	Offset voltage, Low Power mode	_	10	30	V	
SID334 <sup>[6]</sup>	Z <sub>CMP</sub>	DC input impedance of comparator	35	-	_	МΩ	
SID338 <sup>[6]</sup>	VINP_COMP	Comparator input range	0	_	3.6	V	Max input voltage is lower of 3.6 V or V <sub>DD</sub>

# Table 10. Comparator AC Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID336 <sup>[6]</sup>	T <sub>COMP1</sub>	Response Time High Bandwidth mode, 50-mV overdrive	1	ı	90	ns	
SID337 <sup>[6]</sup>	T <sub>COMP2</sub>	Response Time Low Power mode, 50-mV overdrive	_	ı	110	ns	

Document Number: 001-92145 Rev. \*E Page 14 of 31



CSD

Table 11. CSD and IDAC Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
CSD and IDA	C Specifications			•			
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	VDD > 2V (with ripple), 25 °C T <sub>A</sub> , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	_	_	±25	mV	VDD > 1.75V (with ripple), 25 C T <sub>A</sub> , Parasitic Capacitance (C <sub>P</sub> ) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD#15	VREF	Voltage reference for CSD and Comparator	1.1	1.2	1.3	V	
SID.CSD#16	IDAC1IDD	IDAC1 (8-bits) block current	-	_	1125	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	1	_	1125	μΑ	
SID308	V <sub>CSD</sub>	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.8	-	V <sub>DD</sub> -0.8	V	
SID309	IDAC1 <sub>DNL</sub>	DNL for 8-bit resolution	-1	-	1	LSB	
SID310	IDAC1 <sub>INL</sub>	INL for 8-bit resolution	-3	-	3	LSB	
SID311	IDAC2 <sub>DNL</sub>	DNL for 7-bit resolution	-1	_	1	LSB	
SID312	IDAC2 <sub>INL</sub>	INL for 7-bit resolution	-3	-	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	-	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity
SID314	IDAC1 <sub>CRT1</sub>	Output current of IDAC1 (8 bits) in high range	-	612	_	μA	
SID314A	IDAC1 <sub>CRT2</sub>	Output current of IDAC1(8 bits) in low range	-	306	_	μA	
SID315	IDAC2 <sub>CRT1</sub>	Output current of IDAC2 (7 bits) in high range	_	304.8	_	μA	
SID315A	IDAC2 <sub>CRT2</sub>	Output current of IDAC2 (7 bits) in low range	_	152.4	_	μA	
SID320	IDAC <sub>OFFSET</sub>	All zeroes input	-	-	±1	LSB	
SID321	IDAC <sub>GAIN</sub>	Full-scale error less offset	_	-	±10	%	
SID322	IDAC <sub>MISMATCH</sub>	Mismatch between IDACs	-	-	7	LSB	
SID323	IDAC <sub>SET8</sub>	Settling time to 0.5 LSB for 8-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID324	IDAC <sub>SET7</sub>	Settling time to 0.5 LSB for 7-bit IDAC	-	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.



# **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

# **Table 12. TCPWM Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	_	_	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 8 MHz	_	_	145	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 16 MHz	_	_	160	μΑ	All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS. Maximum = 16 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events <sup>[7]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	ı	-	ns	Minimum pulse width between Quadrature phase inputs.

Note
7. Guaranteed by characterization.



P<sub>C</sub>

# Table 13. Fixed I<sup>2</sup>C DC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	_	25	μA	
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	135	μA	
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	_	_	2.5	μΑ	

# Table 14. Fixed I<sup>2</sup>C AC Specifications<sup>[8]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	_	_	400	Kbps	

**Note**8. Guaranteed by characterization.



#### SWD Interface

### Table 19. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	1	1	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	-	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215 <sup>[13]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_	ns	
SID216 <sup>[13]</sup>	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	
SID217 <sup>[13]</sup>	T_SWDO_VALID		_	_	0.5*T	ns	
SID217A <sup>[13]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_	ns	

Internal Main Oscillator

# Table 20. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	-	-	250	μΑ	
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	-	180	μΑ	

### Table 21. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24 and 32 MHz (trimmed)	-	I	±2		$\begin{array}{l} 2~V \leq V_{DD} \leq 5.5~V, \text{ and} \\ -25~^{\circ}C \leq T_{A} \leq 85~^{\circ}C~\text{for} \\ A~\text{grade devices and} \\ -25~^{\circ}C \leq T_{A} \leq 105~^{\circ}C~\text{for S grade devices} \end{array}$
SID223A	F <sub>IMOTOLVCCD</sub>	Frequency variation (trimmed)	_	_	±4	%	All
SID226	T <sub>STARTIMO</sub>	IMO startup time	_	_	7	μs	
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	_	145	-	ps	

Internal Low-Speed Oscillator

#### Table 22. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	I <sub>ILO1</sub>	ILO operating current	_	0.3	1.05	μΑ	
SID233 <sup>[13]</sup>	I <sub>ILOLEAK</sub>	ILO leakage current	_	2	15	nA	

### Table 23. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 <sup>[13]</sup>	T <sub>STARTILO1</sub>	ILO startup time	1	-	2	ms	
SID236 <sup>[13]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	

#### Note

Document Number: 001-92145 Rev. \*E

<sup>13.</sup> Guaranteed by characterization.



# Table 24. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID305 <sup>[14]</sup>	ExtClkFreq	External clock input frequency	0	-	16	MHz	
SID306 <sup>[14]</sup>	ExtClkDuty	Duty cycle; measured at V <sub>DD/2</sub>	45	-	55	%	

# Table 25. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 <sup>[14]</sup>	T <sub>CLKSWITCH</sub>	System clock source switching time	3	-	4	Periods	

**Note** 14. Guaranteed by characterization.



# **Ordering Information**


The PSoC 4000 part numbers and features are listed in the following table.

MPN		Features						Package		Operating Temperature			
	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CapSense	7-bit IDAC	8-bit IDAC	Comparators	TCPWM Blocks	SCB (I2C)	16-SOIC	24-QFN	–40 to +85 °C	–40 to +105 °C
CY8C4014SXA-421	16	16	2	~	1	1	1	1	1	~	_	~	_
CY8C4014LQA-422	16	16	2	~	1	1	1	1	1	_	~	V	_
CY8C4014SXS-421	16	16	2	~	1	1	1	1	1	~	-	_	V
CY8C4014LQS-422	16	16	2	~	1	1	1	1	1	_	~	-	~

### **Part Numbering Conventions**

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.





# **Packaging**

### Table 26. Package List

Spec ID#	Package	Description
BID#26	24-pin QFN	24-pin 4 x 4 x 0.6 mm QFN with 0.5-mm pitch
BID#40	16-pin SOIC	16-pin (150 Mil) SOIC

#### **Table 27. Package Characteristics**

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature	For A grade devices	-40	25.00	85	°C
T <sub>A</sub>	Operating ambient temperature	For S grade devices	-40	25.00	105	°C
TJ	Operating junction temperature	For A grade devices	-40	_	100	°C
T <sub>J</sub>	Operating junction temperature	For S grade devices	-40	-	120	°C
$T_{JA}$	Package θ <sub>JA</sub> (24-pin QFN)		-	38.01	-	°C/W
$T_{JA}$	Package $\theta_{JA}$ (16-pin SOIC)		_	142.14	_	°C/W

### Table 28. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

# Table 29. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020


Package	MSL
All	MSL 3

Document Number: 001-92145 Rev. \*E Page 23 of 31



### **Package Outline Drawings**

Figure 6. 24-pin QFN (4 × 4 × 0.55 mm) LQ24A 2.65 × 2.65 E-Pad (Sawn) Package Outline, 001-13937



#### NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT:  $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*F


The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

#### Note

<sup>15.</sup> Dimensions of the QFN package drawings are in millimeters.




Figure 7. 16-pin SOIC (150 Mils) S16.15/SZ16.15 Package Outline, 51-85068



#### NOTE:

- 1. DIMENSIONS IN INCHESIMM) MANX.
- 2. REFERENCE JEDEC MS-012
- 3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308

PART #		
S16.15	STANDARD PKG.	
SZ16.15	LEAD FREE PKG.	



51-85068 \*E



# **Acronyms**

Table 30. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 30. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board

Document Number: 001-92145 Rev. \*E Page 26 of 31



# **Document Conventions**

### **Units of Measure**

#### Table 31. Units of Measure

	nits of Measure
Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
ΜΩ	mega-ohm
Msps	megasamples per second
μΑ	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt
W	watt



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc **Touch Sensing** cypress.com/touch

### PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.