# Intel - 10M02DCU324I7G Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	125
Number of Logic Elements/Cells	2000
Total RAM Bits	110592
Number of I/O	160
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-LFBGA
Supplier Device Package	324-UBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10m02dcu324i7g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	Symbol	Parameter	Condition	Min	Тур	Max	Unit
			1.35 V	1.2825	1.35	1.4175	V
			1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(1)</sup>		Supply voltage for PLL regulator and ADC block (analog)	_	2.85/3.135	3.0/3.3	3.15/3.465	V

# **Dual Supply Devices Power Supplies Recommended Operating Conditions**

## Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage for core and periphery	_	1.15	1.2	1.25	V
V <sub>CCIO</sub> <sup>(3)</sup>	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(4)</sup>	Supply voltage for PLL regulator (analog)	_	2.375	2.5	2.625	V
V <sub>CCD_PLL</sub> <sup>(5)</sup>	Supply voltage for PLL regulator (digital)	-	1.15	1.2	1.25	V
V <sub>CCA_ADC</sub>	Supply voltage for ADC analog block	—	2.375	2.5	2.625	V
V <sub>CCINT</sub>	Supply voltage for ADC digital block	_	1.15	1.2	1.25	V

<sup>&</sup>lt;sup>(3)</sup>  $V_{CCIO}$  for all I/O banks must be powered up during user mode because  $V_{CCIO}$  I/O banks are used for the ADC and I/O functionalities.

 $<sup>^{(4)}</sup>$  All V<sub>CCA</sub> pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

<sup>&</sup>lt;sup>(5)</sup>  $V_{CCD PLL}$  must always be connected to  $V_{CC}$  through a decoupling capacitor and ferrite bead.



#### **Recommended Operating Conditions**

### Table 8. Recommended Operating Conditions for Intel MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
VI	DC input voltage	-	-0.5	3.6	V
Vo	Output voltage for I/O pins	_	0	V <sub>CCIO</sub>	V
Тյ	Operating junction temperature	Commercial	0	85	°C
		Industrial	-40 <sup>(6)</sup>	100	°C
		Automotive	-40 <sup>(6)</sup>	125	°C
t <sub>RAMP</sub>	Power supply ramp time	-	(7)	10	ms
I <sub>Diode</sub>	Magnitude of DC current across PCI* clamp diode when enabled	_	_	10	mA

# **Programming/Erasure Specifications**

### Table 9. Programming/Erasure Specifications for Intel MAX 10 Devices

This table shows the programming cycles and data retention duration of the user flash memory (UFM) and configuration flash memory (CFM) blocks.

For more information about data retention duration with 10,000 programming cycles for automotive temperature devices, contact your Intel quality representative.

Erase and reprogram cycles (E/P) <sup>(8)</sup> (Cycles/ page)	Temperature (°C)	Data retention duration (Years)
10,000	85	20
10,000	100	10

<sup>&</sup>lt;sup>(6)</sup> -40°C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time.

<sup>(7)</sup> There is no absolute minimum value for the ramp time requirement. Intel characterized the minimum ramp time at 200  $\mu$ s.

<sup>(8)</sup> The number of E/P cycles applies to the smallest possible flash block that can be erased or programmed in each Intel MAX 10 device. Each Intel MAX 10 device has multiple flash pages per device.



### **Series OCT without Calibration Specifications**

### Table 13. Series OCT without Calibration Specifications for Intel MAX 10 Devices

This table shows the variation of on-chip termination (OCT) without calibration across process, voltage, and temperature (PVT).

Description	V <sub>CCIO</sub> (V)	Resistance Tolerance		Unit
		-C7, -I6, -I7, -A6, -A7	-C8	
Series OCT without calibration	3.00	±35	±30	%
	2.50	±35	±30	%
	1.80	±40	±35	%
	1.50	±40	±40	%
	1.35	±40	±50	%
	1.20	±45	±60	%

### Series OCT with Calibration at Device Power-Up Specifications

### Table 14. Series OCT with Calibration at Device Power-Up Specifications for Intel MAX 10 Devices

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Description	V <sub>CCIO</sub> (V)	Calibration Accuracy	Unit
Series OCT with calibration at device power-up	3.00	±12	%
	2.50	±12	%
	1.80	±12	%
	1.50	±12	%
	1.35	±12	%
	1.20	±12	%

### **OCT Variation after Calibration at Device Power-Up**

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.

Use the following table and equation to determine the final OCT resistance considering the variations after calibration at device power-up.



- Subscript x refers to both V and T.
- $\Delta R_V$  is variation of resistance with voltage.
- $\Delta R_T$  is variation of resistance with temperature.
- dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- V<sub>1</sub> is the initial voltage.
- V<sub>2</sub> is final voltage.

The following figure shows the example to calculate the change of 50  $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

## Figure 2. Example for OCT Resistance Calculation after Calibration at Device Power-Up

 $\Delta R_V = (3.15 - 3) \times 1000 \times -0.027 = -4.05$  $\Delta R_T = (85 - 25) \times 0.25 = 15$ 

Because  $\Delta R_V$  is negative,

 $MF_V = 1/(4.05/100 + 1) = 0.961$ 

Because  $\Delta R_T$  is positive,

 $MF_T = 15/100 + 1 = 1.15$  $MF = 0.961 \times 1.15 = 1.105$ 

 $R_{final} = 50 \times 1.105 = 55.25\Omega$ 



### **Pin Capacitance**

### Table 16. Pin Capacitance for Intel MAX 10 Devices

Symbol	Parameter	Maximum	Unit
C <sub>IOB</sub>	Input capacitance on bottom I/O pins	8	pF
C <sub>IOLRT</sub>	Input capacitance on left/right/top I/O pins	7	pF
C <sub>LVDSB</sub>	Input capacitance on bottom I/O pins with dedicated LVDS output $^{(9)}$	8	pF
C <sub>ADCL</sub>	Input capacitance on left I/O pins with ADC input $^{(10)}$	9	pF
C <sub>VREFLRT</sub>	Input capacitance on left/right/top dual purpose $V_{\text{REF}}$ pin when used as $V_{\text{REF}}$ or user I/O pin $^{(11)}$	48	pF
C <sub>VREFB</sub>	Input capacitance on bottom dual purpose $V_{\text{REF}}$ pin when used as $V_{\text{REF}}$ or user I/O pin	50	pF
C <sub>CLKB</sub>	Input capacitance on bottom dual purpose clock input pins (12)	7	pF
C <sub>CLKLRT</sub>	Input capacitance on left/right/top dual purpose clock input pins (12)	6	pF

### Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

- <sup>(11)</sup> When  $V_{REF}$  pin is used as regular input or output,  $F_{max}$  performance is reduced due to higher pin capacitance. Using the  $V_{REF}$  pin capacitance specification from device datasheet, perform SI analysis on your board setup to determine the  $F_{max}$  of your system.
- <sup>(12)</sup> 10M40 and 10M50 devices have dual purpose clock input pins at top/bottom I/O banks.

<sup>&</sup>lt;sup>(9)</sup> Dedicated LVDS output buffer is only available at bottom I/O banks.

<sup>&</sup>lt;sup>(10)</sup> ADC pins are only available at left I/O banks.



### Single-Ended I/O Standards Specifications

# Table 20. Single-Ended I/O Standards Specifications for Intel MAX 10 Devices

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

I/O Standard		V <sub>CCIO</sub> (V)		VIL	(V)	VIH	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Тур	Max	Min	Max	Min	Max	Max	Min		
3.3 V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3 V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	2	-2
3.0 V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	0.45	2.4	4	-4
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
2.5 V LVTTL and LVCMOS	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.3	0.4	2	1	-1
1.8 V LVTTL and LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	2.25	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V LVCMOS	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
3.3 V Schmitt Trigger	3.135	3.3	3.465	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	-	-	-	-
2.5 V Schmitt Trigger	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.3	-	-	-	-
1.8 V Schmitt Trigger	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	-	-	—	_
1.5 V Schmitt Trigger	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	-	-	—	-
3.0 V PCI	2.85	3	3.15	_	0.3 × V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	V <sub>CCI0</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5



# Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

I/O Standard	V <sub>CCIO</sub> (V)				V <sub>REF</sub> (V)		V <sub>TT</sub> (V) <sup>(14)</sup>		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-135 Class I, II	1.283	1.35	1.45	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	$0.48 \times V_{\text{CCIO}}$ (15)	$0.5 \times V_{CCIO}$ (15)	$0.52 \times V_{CCIO}$ (15)	_	$0.5 \times V_{CCIO}$	_
				$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$ <sup>(16)</sup>	$0.53 \times V_{CCIO}$			
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	—	_	-

### Table 21. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel MAX 10 Devices

 $^{(14)}$   $V_{TT}$  of transmitting device must track  $V_{REF}$  of the receiving device.

- <sup>(15)</sup> Value shown refers to DC input reference voltage,  $V_{REF(DC)}$ .
- <sup>(16)</sup> Value shown refers to AC input reference voltage,  $V_{REF(AC)}$ .



Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>VCO</sub> <sup>(29)</sup>	PLL internal voltage-controlled oscillator (VCO) operating range	_	600	_	1300	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	-	40	-	60	%
t <sub>INJITTER_CCJ</sub> (30)	Input clock cycle-to-cycle jitter	$F_{INPFD} \ge 100 \text{ MHz}$	-	-	0.15	UI
		$F_{INPFD}$ < 100 MHz	-	-	±750	ps
f <sub>OUT_EXT</sub> <sup>(28)</sup>	PLL output frequency for external clock output	-	-	-	472.5	MHz
f <sub>OUT</sub>	PLL output frequency to global clock	-6 speed grade	-	-	472.5	MHz
		-7 speed grade	-	-	450	MHz
		-8 speed grade	-	-	402.5	MHz
toutduty	Duty cycle for external clock output	Duty cycle set to 50%	45	50	55	%
t <sub>LOCK</sub>	Time required to lock from end of device configuration	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically	After switchover, reconfiguring any non-post-scale counters or delays, or when areset is deasserted	_	_	1	ms
toutjitter_period_io	Regular I/O period jitter	F <sub>OUT</sub> ≥ 100 MHz	-	-	650	ps
		F <sub>OUT</sub> < 100 MHz	-	-	75	mUI
t <sub>OUTJITTER_CCJ_IO</sub> (31)	Regular I/O cycle-to-cycle jitter	F <sub>OUT</sub> ≥ 100 MHz	-	-	650	ps
		F <sub>OUT</sub> < 100 MHz	-	-	75	mUI
		•				continued

<sup>&</sup>lt;sup>(29)</sup> The VCO frequency reported by the Intel Quartus Prime software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.

<sup>(30)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.

<sup>(31)</sup> Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	—	—	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.	_	10	—	—	ns
t <sub>CONFIGPLL</sub>	Time required to reconfigure scan chains for PLLs	_	—	3.5 <sup>(32)</sup>	—	SCANCLK cycles
f <sub>SCANCLK</sub>	scanclk frequency	_	_	_	100	MHz

# Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

Symbol	Parameter	Condition	Мах	Unit
t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31)	Dedicated clock output period jitter	$F_{OUT} \ge 100 \text{ MHz}$	660	ps
		F <sub>OUT</sub> < 100 MHz	66	mUI
t <sub>OUTJITTER_CCJ_DEDCLK</sub> (31)	Dedicated clock output cycle-to-cycle jitter	$F_{OUT} \ge 100 \text{ MHz}$	660	ps
		F <sub>OUT</sub> < 100 MHz	66	mUI

# Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Мах	Unit
t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31)	Dedicated clock output period jitter	$F_{OUT} \ge 100 \text{ MHz}$	300	ps
		F <sub>OUT</sub> < 100 MHz	30	mUI
toutjitter_CCJ_DEDCLK (31)	Dedicated clock output cycle-to-cycle jitter	$F_{OUT} \ge 100 \text{ MHz}$	300	ps
		F <sub>OUT</sub> < 100 MHz	30	mUI

<sup>&</sup>lt;sup>(32)</sup> With 100 MHz scanclk frequency.



# **Embedded Multiplier Specifications**

## Table 30. Embedded Multiplier Specifications for Intel MAX 10 Devices

Mode	Number of Multipliers	Power Supply Mode		Performance		Unit
			-16	-A6, -C7, -I7, -A7	-C8	
9 × 9-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	310	260	210	MHz
18 × 18-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	265	240	190	MHz

# **Memory Block Performance Specifications**

## Table 31. Memory Block Performance Specifications for Intel MAX 10 Devices

Memory	Mode	<b>Resources Used</b>		Power Supply Mode		Performance				
		LEs	M9K Memory	-	-16	-A6, -C7, -I7, -A7	-C8			
M9K Block	FIFO 256 × 36	47	1	Single supply mode	232	219	204	MHz		
				Dual supply mode	330	300	250	MHz		
	Single-port 256 × 36	0	1	Single supply mode	232	219	204	MHz		
				Dual supply mode	330	300	250	MHz		
	Simple dual-port 256 × 36	0	1	Single supply mode	232	219	204	MHz		
	CLK			Dual supply mode	330	300	250	MHz		
	True dual port 512 × 18	0	1	Single supply mode	232	219	204	MHz		
	Single CLK			Dual supply mode	330	300	250	MHz		



# **Internal Oscillator Specifications**

# Table 32. Internal Oscillator Frequencies for Intel MAX 10 Devices

You can access to the internal oscillator frequencies in this table. The duty cycle of internal oscillator is approximately 45%–55%.

Device		Unit		
	Minimum	Typical	Maximum	
10M02	55	82	116	MHz
10M04				
10M08				
10M16				
10M25				
10M40	35	52	77	MHz
10M50				

# **UFM Performance Specifications**

# Table 33. UFM Performance Specifications for Intel MAX 10 Devices

Block	Mode	Interface	Device	Frequ	iency	Unit
				Minimum	Maximum	
UFM	Avalon <sup>®</sup> -MM slave	Parallel (33)	10M02 <sup>(34)</sup>	3.43	7.25	MHz
			10M04, 10M08, 10M16, 10M25, 10M40, 10M50	5	116	MHz
		Serial <sup>(34)</sup>	10M02, 10M04, 10M08, 10M16, 10M25	3.43	7.25	MHz
			10M40, 10M50	2.18	4.81	MHz

<sup>&</sup>lt;sup>(33)</sup> Clock source is derived from user, except for 10M02 device.

 $<sup>^{(34)}</sup>$  Clock source is derived from 1/16 of the frequency of the internal oscillator.

#### Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	-
		×8	80	-	100	80	-	100	80	-	100	Mbps
		×7	70	-	100	70	-	100	70	-	100	Mbps
		×4	40	-	100	40	-	100	40	-	100	Mbps
		×2	20	-	100	20	-	100	20	-	100	Mbps
		×1	10	-	100	10	-	100	10	-	100	Mbps
t <sub>duty</sub>	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	-	55	%
TCCS <sup>(55)</sup>	Transmitter channel- to-channel skew	-	-	-	300	-	-	300	_	-	300	ps
t <sub>x Jitter</sub> (56)	Output jitter (high- speed I/O performance pin)	-	_	_	425	-	-	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	-	-	-	470	-	-	470	-	-	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	-	500	_	-	500	-	-	500	-	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	-	500	-	_	500	-	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{\</sup>rm (55)}$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(56)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# Emulated RSDS\_E\_1R Transmitter Timing Specifications

# Table 39. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated **RSDS\_E\_1R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- <b>C8</b>		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub> Input clock frequency (high-speed I/O performance pin)	Input clock frequency	×10	5	—	85	5	—	85	5	-	85	MHz
	×8	5	—	85	5	_	85	5	-	85	MHz	
	×7	5	—	85	5	—	85	5	-	85	MHz	
	×4	5	_	85	5	_	85	5		85	MHz	
		×2	5	—	85	5	_	85	5		85	MHz
		×1	5	_	170	5	_	170	5		170	MHz
HSIODR	Data rate (high-speed	×10	100	—	170	100	_	170	100	_	170	Mbps
	1/O performance pin)	×8	80	—	170	80	_	170	80		170	Mbps
		×7	70	_	170	70	_	170	70		170	Mbps
		×4	40	—	170	40	_	170	40		170	Mbps
		×2	20	—	170	20	—	170	20		170	Mbps
		×1	10	—	170	10	_	170	10	_	170	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	—	85	5	_	85	5		85	MHz
	performance pin)	×8	5	_	85	5	_	85	5	-	85	MHz
		×7	5	—	85	5	—	85	5	-	85	MHz
		×4	5	—	85	5	—	85	5		85	MHz
		×2	5	—	85	5	_	85	5	-	85	MHz
		×1	5	—	170	5	—	170	5	-	170	MHz
HSIODR	Data rate (low-speed	×10	100	-	170	100	_	170	100	—	170	Mbps
I/O performance pin)	×8	80	—	170	80	_	170	80	—	170	Mbps	
		×7	70	—	170	70	_	170	70	—	170	Mbps
											con	tinued



Symbol	Parameter	Mode		-16		-A	6, -C7, -	·17		-A7			-C8		Unit
			Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Мах	
		×1	10	-	360	10	-	350	10	-	320	10	_	320	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(65)</sup>	Transmitter channel-to- channel skew	-	_	_	300	_	_	300	_	_	300	_	_	300	ps
t <sub>x</sub> <sub>Jitter</sub> (66)	Output jitter	_	—	_	380	_	_	380	_	_	380	_	_	380	ps
t <sub>RISE</sub>	Rise time	20 – 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	-	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	_	500	_	_	500	_	-	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	_	_	1	ms

<sup>&</sup>lt;sup>(65)</sup> TCCS specifications apply to I/O banks from the same side only.

<sup>&</sup>lt;sup>(66)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



Device	CFM Data Size (bits)					
	Without Memory Initialization	With Memory Initialization				
10M25	4,140,000	4,780,000				
10M40	7,840,000	9,670,000				
10M50	7,840,000	9,670,000				

# **Internal Configuration Time**

The internal configuration time measurement is from the rising edge of nSTATUS signal to the rising edge of  $CONF_DONE$  signal.

# Table 53. Internal Configuration Time for Intel MAX 10 Devices (Uncompressed .rbf)

Device	Internal Configuration Time (ms)										
		Unenci	rypted		Encrypted						
	Without Memor	y Initialization	With Memory	Initialization	Without Memor	y Initialization	With Memory	Initialization			
	Min	Max	Min	Мах	Min	Max	Min	Мах			
10M02	0.3	1.7	_	-	1.7	5.4	_	—			
10M04	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6			
10M08	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6			
10M16	1.1	3.7	1.4	4.5	9.3	25.3	11.7	31.5			
10M25	1.0	3.7	1.3	4.4	14.0	38.1	16.9	45.7			
10M40	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6			
10M50	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6			



### Table 54. Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)

Compression ratio depends on design complexity. The minimum value is based on the best case (25% of original .rbf sizes) and the maximum value is based on the typical case (70% of original .rbf sizes).

Device	Internal Configuration Time (ms)								
		Unencrypted	d/Encrypted						
	Without Memor	Without Memory Initialization         With Memory In							
	Min	Мах	Min	Мах					
10M02	0.3	5.2	_	-					
10M04	0.6	10.7	1.0	13.9					
10M08	0.6	10.7	1.0	13.9					
10M16	1.1	17.9	1.4	22.3					
10M25	1.1	26.9	1.4	32.2					
10M40	2.6	66.1	3.2	82.2					
10M50	2.6	66.1	3.2	82.2					

# **Internal Configuration Timing Parameter**

### Table 55. Internal Configuration Timing Parameter for Intel MAX 10 Devices

Symbol	Parameter	Device	Minimum	Maximum	Unit
t <sub>CD2UM</sub>	D2UM CONF_DONE high to user mode	10M02, 10M04, 10M08, 10M16, 10M25	182.8	385.5	μs
		10M40, 10M50	275.3	605.7	μs

# I/O Timing

The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specific device and design after you complete place-and-route.



Term	Definition
t <sub>duty</sub>	HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.
t <sub>FALL</sub>	Signal high-to-low transition time (80–20%).
t <sub>H</sub>	Input register hold time.
Timing Unit Interval (TUI)	HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = $t_C/w$ ).
t <sub>INJITTER</sub>	Period jitter on PLL clock input.
toutjitter_dedclk	Period jitter on dedicated clock output driven by a PLL.
t <sub>outjitter_io</sub>	Period jitter on general purpose I/O driven by a PLL.
t <sub>pllcin</sub>	Delay from PLL inclk pad to I/O input register.
t <sub>pllcout</sub>	Delay from PLL inclk pad to I/O output register.
t <sub>RISE</sub>	Signal low-to-high transition time (20–80%).
t <sub>su</sub>	Input register setup time.
V <sub>CM(DC)</sub>	DC common mode input voltage.
V <sub>DIF(AC)</sub>	AC differential input voltage: The minimum AC input differential voltage required for switching.
V <sub>DIF(DC)</sub>	DC differential input voltage: The minimum DC input differential voltage required for switching.
V <sub>HYS</sub>	Hysteresis for Schmitt trigger input.
V <sub>ICM</sub>	Input common mode voltage: The common mode of the differential signal at the receiver.
V <sub>ID</sub>	Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V <sub>IH</sub>	Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V <sub>IH(AC)</sub>	High-level AC input voltage.
V <sub>IH(DC)</sub>	High-level DC input voltage.
V <sub>IL</sub>	Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V <sub>IL (AC)</sub>	Low-level AC input voltage.
V <sub>IL (DC)</sub>	Low-level DC input voltage.
VIN	DC input voltage.
	continued



Term	Definition
V <sub>OCM</sub>	Output common mode voltage: The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ .
V <sub>OH</sub>	Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.
V <sub>OL</sub>	Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.
V <sub>os</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
V <sub>OX (AC)</sub>	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
V <sub>REF</sub>	Reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>REF(AC)</sub>	AC input reference voltage for SSTL, HSTL, and HSUL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .
V <sub>REF(DC)</sub>	DC input reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>SWING (AC)</sub>	AC differential input voltage: AC Input differential voltage required for switching.
V <sub>SWING (DC)</sub>	DC differential input voltage: DC Input differential voltage required for switching.
VTT	Termination voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>X (AC)</sub>	AC differential Input cross point voltage: The voltage at which the differential input signals must cross.

# **Document Revision History for the Intel MAX 10 FPGA Device Datasheet**

Document Version	Changes
2018.06.29	<ul> <li>Removed links on instant-on feature.</li> <li>Added JTAG timing specifications term in <i>Glossary</i>.</li> <li>Renamed the following IP cores as per Intel rebranding: <ul> <li>Renamed Altera Modular ADC IP core to Modular ADC core Intel FPGA IP core.</li> <li>Renamed Altera Modular Dual ADC IP core to Modular Dual ADC core Intel FPGA IP core.</li> </ul> </li> </ul>



Date	Version	Changes
		<ul> <li>Added -A6 speed grade in the following tables:         <ul> <li>Intel MAX 10 Device Grades and Speed Grades Supported</li> <li>Series OCT without Calibration Specifications for Intel MAX 10 Devices</li> <li>Clock Tree Specifications for Intel MAX 10 Devices</li> <li>Embedded Multiplier Specifications for Intel MAX 10 Devices</li> <li>Memory Block Performance Specifications for Intel MAX 10 Devices</li> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LOE Programmable Delay on Row Pins for Intel MAX 10 Devices</li> <li>Updated the maximum value for input clock cycle-to-cycle jitter (t<sub>INITTER_CCJ</sub>) with F<sub>INPFD</sub> &lt; 100 MHz condition from 750 ps to ±750 ps in PLL Specifications for Intel MAX 10 Devices table.</li> <li>Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.</li> </ul> </li> <li>Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.</li> <li>Up</li></ul>
June 2015	2015.06.12	<ul> <li>Updated the maximum values in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.</li> <li>Removed Internal Weak Pull-Up Resistor equation.</li> <li>Updated the note for input resistance and input capacitance parameters in the ADC Performance Specifications table for both single supply and dual supply devices. Note: Download the SPICE models for simulation.</li> <li>Added a note to AC Accuracy - THD, SNR, and SINAD parameters in the ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. Note: When using internal V<sub>REF</sub>, THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.</li> <li>Updated clock period jitter and cycle-to-cycle period jitter parameters in the Memory Output Clock Jitter Specifications for Intel MAX 10 Devices table.</li> </ul>
		continued



Date	Version	Changes
		<ul> <li>Updated TCCS specifications in the following tables:         <ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True PDDS and Emulated PDDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True PDDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RNI-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timi</li></ul></li></ul>
January 2015	2015.01.23	<ul> <li>Removed a note to V<sub>CCA</sub> in Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices table. This note is not valid: All V<sub>CCA</sub> pins must be connected together for EQFP package.</li> <li>Corrected the maximum value for t<sub>OUTJITTER_CCJ_IO</sub> (F<sub>OUT</sub> ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel MAX 10 Devices table.</li> </ul>
December 2014	2014.12.15	<ul> <li>Restructured Programming/Erasure Specifications for Intel MAX 10 Devices table to add temperature specifications that affect the data retention duration.</li> <li>Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.</li> <li>Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.</li> </ul>
		continued