

Welcome to [E-XFL.COM](http://E-XFL.COM)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 1000  |
| Number of Logic Elements/Cells | 16000   |
| Total RAM Bits                 | 562176  |
| Number of I/O                  | 178   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.15V ~ 1.25V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (Tj)   |
| Package / Case                 | 256-LBGA  |
| Supplier Device Package        | 256-FBGA (17x17)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/10m16daf256c8g">https://www.e-xfl.com/product-detail/intel/10m16daf256c8g</a> |



## Contents

---

|   |          |
|---|----------|
| <b>Intel® MAX® 10 FPGA Device Datasheet.....</b>                          | <b>3</b> |
| Electrical Characteristics.....   | 3        |
| Operating Conditions.....   | 4        |
| Switching Characteristics.....  | 25       |
| Core Performance Specifications.....                                      | 26       |
| Periphery Performance Specifications.....                                 | 35       |
| Configuration Specifications.....   | 57       |
| JTAG Timing Parameters.....   | 58       |
| Remote System Upgrade Circuitry Timing Specifications.....                | 59       |
| User Watchdog Internal Circuitry Timing Specifications.....               | 59       |
| Uncompressed Raw Binary File (.rbf) Sizes.....                            | 59       |
| Internal Configuration Time.....  | 60       |
| Internal Configuration Timing Parameter.....                              | 61       |
| I/O Timing.....   | 61       |
| Programmable IOE Delay.....   | 62       |
| Programmable IOE Delay On Row Pins.....                                   | 62       |
| Programmable IOE Delay for Column Pins.....                               | 63       |
| Glossary.....   | 64       |
| Document Revision History for the Intel MAX 10 FPGA Device Datasheet..... | 66       |



| Symbol               | Parameter                                  | Min  | Max  | Unit |
|----------------------|--|------|------|------|
| V <sub>CCD_PLL</sub> | Supply voltage for PLL regulator (digital) | -0.5 | 1.63 | V    |
| V <sub>CCA_ADC</sub> | Supply voltage for ADC analog block        | -0.5 | 3.41 | V    |
| V <sub>CCINT</sub>   | Supply voltage for ADC digital block       | -0.5 | 1.63 | V    |

### Absolute Maximum Ratings

**Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices**

| Symbol           | Parameter                      | Min  | Max  | Unit |
|------------------|--------------------------------|------|------|------|
| V <sub>I</sub>   | DC input voltage               | -0.5 | 4.12 | V    |
| I <sub>OUT</sub> | DC output current per pin      | -25  | 25   | mA   |
| T <sub>STG</sub> | Storage temperature            | -65  | 150  | °C   |
| T <sub>J</sub>   | Operating junction temperature | -40  | 125  | °C   |

### Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for ~11.7% over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

**Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices**

| Condition (V) | Overshoot Duration as % of High Time | Unit                |
|---------------|--------------------------------------|---------------------|
| 4.12          | 100.0                                | %                   |
| 4.17          | 11.7                                 | %                   |
| 4.22          | 7.1                                  | %                   |
| 4.27          | 4.3                                  | %                   |
|               |                                      | <i>continued...</i> |



| Symbol                          | Parameter   | Condition | Min        | Typ     | Max        | Unit |
|---------------------------------|---|-----------|------------|---------|------------|------|
| V <sub>CCA</sub> <sup>(1)</sup> | Supply voltage for PLL regulator and ADC block (analog) | 1.35 V    | 1.2825     | 1.35    | 1.4175     | V    |
|                                 |   | 1.2 V     | 1.14       | 1.2     | 1.26       | V    |
| V <sub>CCA</sub> <sup>(1)</sup> | Supply voltage for PLL regulator and ADC block (analog) | —         | 2.85/3.135 | 3.0/3.3 | 3.15/3.465 | V    |

### Dual Supply Devices Power Supplies Recommended Operating Conditions

**Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices**

| Symbol                              | Parameter                                   | Condition | Min    | Typ  | Max    | Unit |
|-------------------------------------|---|-----------|--------|------|--------|------|
| V <sub>CC</sub>                     | Supply voltage for core and periphery       | —         | 1.15   | 1.2  | 1.25   | V    |
| V <sub>CCIO</sub> <sup>(3)</sup>    | Supply voltage for input and output buffers | 3.3 V     | 3.135  | 3.3  | 3.465  | V    |
|                                     |   | 3.0 V     | 2.85   | 3    | 3.15   | V    |
|                                     |   | 2.5 V     | 2.375  | 2.5  | 2.625  | V    |
|                                     |   | 1.8 V     | 1.71   | 1.8  | 1.89   | V    |
|                                     |   | 1.5 V     | 1.425  | 1.5  | 1.575  | V    |
|                                     |   | 1.35 V    | 1.2825 | 1.35 | 1.4175 | V    |
|                                     |   | 1.2 V     | 1.14   | 1.2  | 1.26   | V    |
| V <sub>CCA</sub> <sup>(4)</sup>     | Supply voltage for PLL regulator (analog)   | —         | 2.375  | 2.5  | 2.625  | V    |
| V <sub>CCD_PLL</sub> <sup>(5)</sup> | Supply voltage for PLL regulator (digital)  | —         | 1.15   | 1.2  | 1.25   | V    |
| V <sub>CCA_ADC</sub>                | Supply voltage for ADC analog block         | —         | 2.375  | 2.5  | 2.625  | V    |
| V <sub>CCINT</sub>                  | Supply voltage for ADC digital block        | —         | 1.15   | 1.2  | 1.25   | V    |

<sup>(3)</sup> V<sub>CCIO</sub> for all I/O banks must be powered up during user mode because V<sub>CCIO</sub> I/O banks are used for the ADC and I/O functionalities.

<sup>(4)</sup> All V<sub>CCA</sub> pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

<sup>(5)</sup> V<sub>CCD\_PLL</sub> must always be connected to V<sub>CC</sub> through a decoupling capacitor and ferrite bead.



## Recommended Operating Conditions

**Table 8. Recommended Operating Conditions for Intel MAX 10 Devices**

| Symbol             | Parameter  | Condition  | Min                | Max               | Unit |
|--------------------|--|------------|--------------------|-------------------|------|
| V <sub>I</sub>     | DC input voltage   | —          | -0.5               | 3.6               | V    |
| V <sub>O</sub>     | Output voltage for I/O pins                                  | —          | 0                  | V <sub>CCIO</sub> | V    |
| T <sub>J</sub>     | Operating junction temperature                               | Commercial | 0                  | 85                | °C   |
|                    |  | Industrial | -40 <sup>(6)</sup> | 100               | °C   |
|                    |  | Automotive | -40 <sup>(6)</sup> | 125               | °C   |
| t <sub>RAMP</sub>  | Power supply ramp time                                       | —          | (7)                | 10                | ms   |
| I <sub>Diode</sub> | Magnitude of DC current across PCI* clamp diode when enabled | —          | —                  | 10                | mA   |

## Programming/Erasures Specifications

**Table 9. Programming/Erasures Specifications for Intel MAX 10 Devices**

This table shows the programming cycles and data retention duration of the user flash memory (UFM) and configuration flash memory (CFM) blocks.

For more information about data retention duration with 10,000 programming cycles for automotive temperature devices, contact your Intel quality representative.

| Erase and reprogram cycles (E/P) <sup>(8)</sup> (Cycles/page) | Temperature (°C) | Data retention duration (Years) |
|---|------------------|---------------------------------|
| 10,000  | 85               | 20                              |
| 10,000  | 100              | 10                              |

(6) -40°C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time.

(7) There is no absolute minimum value for the ramp time requirement. Intel characterized the minimum ramp time at 200 µs.

(8) The number of E/P cycles applies to the smallest possible flash block that can be erased or programmed in each Intel MAX 10 device. Each Intel MAX 10 device has multiple flash pages per device.



## Series OCT without Calibration Specifications

**Table 13. Series OCT without Calibration Specifications for Intel MAX 10 Devices**

This table shows the variation of on-chip termination (OCT) without calibration across process, voltage, and temperature (PVT).

| Description                    | V <sub>CCIO</sub> (V) | Resistance Tolerance    |     | Unit |
|--------------------------------|-----------------------|-------------------------|-----|------|
|                                |                       | -C7, -I6, -I7, -A6, -A7 | -C8 |      |
| Series OCT without calibration | 3.00                  | ±35                     | ±30 | %    |
|                                | 2.50                  | ±35                     | ±30 | %    |
|                                | 1.80                  | ±40                     | ±35 | %    |
|                                | 1.50                  | ±40                     | ±40 | %    |
|                                | 1.35                  | ±40                     | ±50 | %    |
|                                | 1.20                  | ±45                     | ±60 | %    |

## Series OCT with Calibration at Device Power-Up Specifications

**Table 14. Series OCT with Calibration at Device Power-Up Specifications for Intel MAX 10 Devices**

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

| Description                                    | V <sub>CCIO</sub> (V) | Calibration Accuracy | Unit |
|--|-----------------------|----------------------|------|
| Series OCT with calibration at device power-up | 3.00                  | ±12                  | %    |
|  | 2.50                  | ±12                  | %    |
|  | 1.80                  | ±12                  | %    |
|  | 1.50                  | ±12                  | %    |
|  | 1.35                  | ±12                  | %    |
|  | 1.20                  | ±12                  | %    |

## OCT Variation after Calibration at Device Power-Up

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.

Use the following table and equation to determine the final OCT resistance considering the variations after calibration at device power-up.

**Table 15. OCT Variation after Calibration at Device Power-Up for Intel MAX 10 Devices**

This table lists the change percentage of the OCT resistance with voltage and temperature.

| Description  | Nominal Voltage | dR/dT (%/°C) | dR/dV (%/mV) |
|--|-----------------|--------------|--------------|
| OCT variation after calibration at device power-up | 3.00            | 0.25         | -0.027       |
|  | 2.50            | 0.245        | -0.04        |
|  | 1.80            | 0.242        | -0.079       |
|  | 1.50            | 0.235        | -0.125       |
|  | 1.35            | 0.229        | -0.16        |
|  | 1.20            | 0.197        | -0.208       |

**Figure 1. Equation for OCT Resistance after Calibration at Device Power-Up**

$$\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$$

$$\Delta R_T = (T_2 - T_1) \times dR/dT$$

$$\text{For } \Delta R_X < 0; MF_X = 1/(|\Delta R_X|/100 + 1)$$

$$\text{For } \Delta R_X > 0; MF_X = \Delta R_X/100 + 1$$

$$MF = MF_V \times MF_T$$

$$R_{final} = R_{initial} \times MF$$

The definitions for equation are as follows:

- $T_1$  is the initial temperature.
- $T_2$  is the final temperature.
- MF is multiplication factor.
- $R_{initial}$  is initial resistance.
- $R_{final}$  is final resistance.



## Pin Capacitance

**Table 16. Pin Capacitance for Intel MAX 10 Devices**

| Symbol        | Parameter   | Maximum | Unit |
|---------------|---|---------|------|
| $C_{IOB}$     | Input capacitance on bottom I/O pins  | 8       | pF   |
| $C_{IOLRT}$   | Input capacitance on left/right/top I/O pins  | 7       | pF   |
| $C_{LVDSB}$   | Input capacitance on bottom I/O pins with dedicated LVDS output <sup>(9)</sup>  | 8       | pF   |
| $C_{ADCL}$    | Input capacitance on left I/O pins with ADC input <sup>(10)</sup>   | 9       | pF   |
| $C_{VREFLRT}$ | Input capacitance on left/right/top dual purpose $V_{REF}$ pin when used as $V_{REF}$ or user I/O pin <sup>(11)</sup> | 48      | pF   |
| $C_{VREFB}$   | Input capacitance on bottom dual purpose $V_{REF}$ pin when used as $V_{REF}$ or user I/O pin                         | 50      | pF   |
| $C_{CLKB}$    | Input capacitance on bottom dual purpose clock input pins <sup>(12)</sup>   | 7       | pF   |
| $C_{CLKLRT}$  | Input capacitance on left/right/top dual purpose clock input pins <sup>(12)</sup>                                     | 6       | pF   |

## Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

---


<sup>(9)</sup> Dedicated LVDS output buffer is only available at bottom I/O banks.

<sup>(10)</sup> ADC pins are only available at left I/O banks.

<sup>(11)</sup> When  $V_{REF}$  pin is used as regular input or output,  $F_{max}$  performance is reduced due to higher pin capacitance. Using the  $V_{REF}$  pin capacitance specification from device datasheet, perform SI analysis on your board setup to determine the  $F_{max}$  of your system.

<sup>(12)</sup> 10M40 and 10M50 devices have dual purpose clock input pins at top/bottom I/O banks.

Figure 4. Schmitt Trigger Input Standard Voltage Diagram



### I/O Standards Specifications

Tables in this section list input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Intel MAX 10 devices.

For minimum voltage values, use the minimum  $V_{CCIO}$  values. For maximum voltage values, use the maximum  $V_{CCIO}$  values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



## Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 21. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel MAX 10 Devices

| I/O Standard         | V <sub>CCIO</sub> (V) |      |       | V <sub>REF</sub> (V)                        |  |   | V <sub>TT</sub> (V) (14) |                         |                          |
|----------------------|-----------------------|------|-------|---|--|---|--------------------------|-------------------------|--------------------------|
|                      | Min                   | Typ  | Max   | Min   | Typ  | Max   | Min                      | Typ                     | Max                      |
| SSTL-2 Class I, II   | 2.375                 | 2.5  | 2.625 | 1.19  | 1.25                                       | 1.31  | V <sub>REF</sub> - 0.04  | V <sub>REF</sub>        | V <sub>REF</sub> + 0.04  |
| SSTL-18 Class I, II  | 1.7                   | 1.8  | 1.9   | 0.833                                       | 0.9  | 0.969                                       | V <sub>REF</sub> - 0.04  | V <sub>REF</sub>        | V <sub>REF</sub> + 0.04  |
| SSTL-15 Class I, II  | 1.425                 | 1.5  | 1.575 | 0.49 × V <sub>CCIO</sub>                    | 0.5 × V <sub>CCIO</sub>                    | 0.51 × V <sub>CCIO</sub>                    | 0.49 × V <sub>CCIO</sub> | 0.5 × V <sub>CCIO</sub> | 0.51 × V <sub>CCIO</sub> |
| SSTL-135 Class I, II | 1.283                 | 1.35 | 1.45  | 0.49 × V <sub>CCIO</sub>                    | 0.5 × V <sub>CCIO</sub>                    | 0.51 × V <sub>CCIO</sub>                    | 0.49 × V <sub>CCIO</sub> | 0.5 × V <sub>CCIO</sub> | 0.51 × V <sub>CCIO</sub> |
| HSTL-18 Class I, II  | 1.71                  | 1.8  | 1.89  | 0.85  | 0.9  | 0.95  | 0.85                     | 0.9                     | 0.95                     |
| HSTL-15 Class I, II  | 1.425                 | 1.5  | 1.575 | 0.71  | 0.75                                       | 0.79  | 0.71                     | 0.75                    | 0.79                     |
| HSTL-12 Class I, II  | 1.14                  | 1.2  | 1.26  | 0.48 × V <sub>CCIO</sub><br><sup>(15)</sup> | 0.5 × V <sub>CCIO</sub><br><sup>(15)</sup> | 0.52 × V <sub>CCIO</sub><br><sup>(15)</sup> | —                        | 0.5 × V <sub>CCIO</sub> | —                        |
|                      |                       |      |       | 0.47 × V <sub>CCIO</sub><br><sup>(16)</sup> | 0.5 × V <sub>CCIO</sub><br><sup>(16)</sup> | 0.53 × V <sub>CCIO</sub><br><sup>(16)</sup> |                          |                         |                          |
| HSUL-12              | 1.14                  | 1.2  | 1.3   | 0.49 × V <sub>CCIO</sub>                    | 0.5 × V <sub>CCIO</sub>                    | 0.51 × V <sub>CCIO</sub>                    | —                        | —                       | —                        |

(14) V<sub>TT</sub> of transmitting device must track V<sub>REF</sub> of the receiving device.

(15) Value shown refers to DC input reference voltage, V<sub>REF(DC)</sub>.

(16) Value shown refers to AC input reference voltage, V<sub>REF(AC)</sub>.



| I/O Standard | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |     | V <sub>ICM</sub> (V) <sup>(18)</sup> |  |      | V <sub>OD</sub> (mV) <sup>(19)(20)</sup> |     |     | V <sub>OS</sub> (V) <sup>(19)</sup> |     |     |
|--------------|-----------------------|-----|-------|----------------------|-----|--------------------------------------|--|------|--|-----|-----|-------------------------------------|-----|-----|
|              | Min                   | Typ | Max   | Min                  | Max | Min                                  | Condition                              | Max  | Min                                      | Typ | Max | Min                                 | Typ | Max |
| HiSpi        | 2.375                 | 2.5 | 2.625 | 100                  | —   | 0.05                                 | D <sub>MAX</sub> ≤ 500 Mbps            | 1.8  | —  | —   | —   | —                                   | —   | —   |
|              |                       |     |       |                      |     | 0.55                                 | 500 Mbps ≤ D <sub>MAX</sub> ≤ 700 Mbps | 1.8  |  |     |     |                                     |     |     |
|              |                       |     |       |                      |     | 1.05                                 | D <sub>MAX</sub> > 700 Mbps            | 1.55 |  |     |     |                                     |     |     |

### Related Information

[Intel MAX 10 LVDS SERDES I/O Standards Support](#), [Intel MAX 10 High-Speed LVDS I/O User Guide](#)  
Provides the list of I/O standards supported in single supply and dual supply devices.

## Switching Characteristics

This section provides the performance characteristics of Intel MAX 10 core and periphery blocks.

<sup>(18)</sup> V<sub>IN</sub> range: 0 V ≤ V<sub>IN</sub> ≤ 1.85 V.

<sup>(19)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

<sup>(20)</sup> Low V<sub>OD</sub> setting is only supported for RSDS standard.

<sup>(22)</sup> No fixed V<sub>IN</sub>, V<sub>OD</sub>, and V<sub>OS</sub> specifications for Bus LVDS (BLVDS). They are dependent on the system topology.

<sup>(23)</sup> Mini-LVDS, RSDS, and Point-to-Point Differential Signaling (PPDS) standards are only supported at the output pins for Intel MAX 10 devices.

<sup>(24)</sup> Supported with requirement of an external level shift

<sup>(25)</sup> Sub-LVDS input buffer is using 2.5 V differential buffer.

<sup>(26)</sup> Differential output depends on the values of the external termination resistors.

<sup>(27)</sup> Differential output offset voltage depends on the values of the external termination resistors.



## Core Performance Specifications

### Clock Tree Specifications

**Table 26. Clock Tree Specifications for Intel MAX 10 Devices**

| Device | Performance |          |     |     |     | Unit |
|--------|-------------|----------|-----|-----|-----|------|
|        | -I6         | -A6, -C7 | -I7 | -A7 | -C8 |      |
| 10M02  | 450         | 416      | 416 | 382 | 402 | MHz  |
| 10M04  | 450         | 416      | 416 | 382 | 402 | MHz  |
| 10M08  | 450         | 416      | 416 | 382 | 402 | MHz  |
| 10M16  | 450         | 416      | 416 | 382 | 402 | MHz  |
| 10M25  | 450         | 416      | 416 | 382 | 402 | MHz  |
| 10M40  | 450         | 416      | 416 | 382 | 402 | MHz  |
| 10M50  | 450         | 416      | 416 | 382 | 402 | MHz  |

### PLL Specifications

**Table 27. PLL Specifications for Intel MAX 10 Devices**

$V_{CCD\_PLL}$  should always be connected to  $V_{CCINT}$  through decoupling capacitor and ferrite bead.

| Symbol                   | Parameter                                      | Condition | Min | Typ | Max   | Unit |
|--------------------------|--|-----------|-----|-----|-------|------|
| $f_{IN}$ <sup>(28)</sup> | Input clock frequency                          | —         | 5   | —   | 472.5 | MHz  |
| $f_{INPFD}$              | Phase frequency detector (PFD) input frequency | —         | 5   | —   | 325   | MHz  |

*continued...*

<sup>(28)</sup> This parameter is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.



| Symbol           | Parameter   | Condition | Min | Typ                 | Max      | Unit           |
|------------------|---|-----------|-----|---------------------|----------|----------------|
| $t_{PLL\_PSERR}$ | Accuracy of PLL phase shift                       | —         | —   | —                   | $\pm 50$ | ps             |
| $t_{ARESET}$     | Minimum pulse width on areset signal.             | —         | 10  | —                   | —        | ns             |
| $t_{CONFIGPLL}$  | Time required to reconfigure scan chains for PLLs | —         | —   | 3.5 <sup>(32)</sup> | —        | SCANCLK cycles |
| $f_{SCANCLK}$    | scanclk frequency                                 | —         | —   | —                   | 100      | MHz            |

**Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices**

For V36 package, the PLL specification is based on single supply devices.

| Symbol  | Parameter                                    | Condition              | Max | Unit |
|---|--|------------------------|-----|------|
| $t_{OUTJITTER\_PERIOD\_DEDCLK}$ <sup>(31)</sup> | Dedicated clock output period jitter         | $F_{OUT} \geq 100$ MHz | 660 | ps   |
|   |  | $F_{OUT} < 100$ MHz    | 66  | mUI  |
| $t_{OUTJITTER\_CCJ\_DEDCLK}$ <sup>(31)</sup>    | Dedicated clock output cycle-to-cycle jitter | $F_{OUT} \geq 100$ MHz | 660 | ps   |
|   |  | $F_{OUT} < 100$ MHz    | 66  | mUI  |

**Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices**

| Symbol  | Parameter                                    | Condition              | Max | Unit |
|---|--|------------------------|-----|------|
| $t_{OUTJITTER\_PERIOD\_DEDCLK}$ <sup>(31)</sup> | Dedicated clock output period jitter         | $F_{OUT} \geq 100$ MHz | 300 | ps   |
|   |  | $F_{OUT} < 100$ MHz    | 30  | mUI  |
| $t_{OUTJITTER\_CCJ\_DEDCLK}$ <sup>(31)</sup>    | Dedicated clock output cycle-to-cycle jitter | $F_{OUT} \geq 100$ MHz | 300 | ps   |
|   |  | $F_{OUT} < 100$ MHz    | 30  | mUI  |

(32) With 100 MHz scanclk frequency.

### True Mini-LVDS and Emulated Mini-LVDS\_E\_3R Transmitter Timing Specifications

**Table 40. True Mini-LVDS and Emulated Mini-LVDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices**

True **mini-LVDS** transmitter is only supported at the bottom I/O banks. Emulated **mini-LVDS\_E\_3R** transmitter is supported at the output pin of all I/O banks.

| Symbol      | Parameter  | Mode | -I6, -A6, -C7, -I7 |     |     | -A7 |     |     | -C8 |     |     | Unit |
|-------------|--|------|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
|             |  |      | Min                | Typ | Max | Min | Typ | Max | Min | Typ | Max |      |
| $f_{HSCLK}$ | Input clock frequency (high-speed I/O performance pin) | ×10  | 5                  | —   | 155 | 5   | —   | 155 | 5   | —   | 155 | MHz  |
|             |  | ×8   | 5                  | —   | 155 | 5   | —   | 155 | 5   | —   | 155 | MHz  |
|             |  | ×7   | 5                  | —   | 155 | 5   | —   | 155 | 5   | —   | 155 | MHz  |
|             |  | ×4   | 5                  | —   | 155 | 5   | —   | 155 | 5   | —   | 155 | MHz  |
|             |  | ×2   | 5                  | —   | 155 | 5   | —   | 155 | 5   | —   | 155 | MHz  |
|             |  | ×1   | 5                  | —   | 310 | 5   | —   | 310 | 5   | —   | 310 | MHz  |
| HSIODR      | Data rate (high-speed I/O performance pin)             | ×10  | 100                | —   | 310 | 100 | —   | 310 | 100 | —   | 310 | Mbps |
|             |  | ×8   | 80                 | —   | 310 | 80  | —   | 310 | 80  | —   | 310 | Mbps |
|             |  | ×7   | 70                 | —   | 310 | 70  | —   | 310 | 70  | —   | 310 | Mbps |
|             |  | ×4   | 40                 | —   | 310 | 40  | —   | 310 | 40  | —   | 310 | Mbps |
|             |  | ×2   | 20                 | —   | 310 | 20  | —   | 310 | 20  | —   | 310 | Mbps |
|             |  | ×1   | 10                 | —   | 310 | 10  | —   | 310 | 10  | —   | 310 | Mbps |
| $f_{HSCLK}$ | Input clock frequency (low-speed I/O performance pin)  | ×10  | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×8   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×7   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×4   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×2   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×1   | 5                  | —   | 300 | 5   | —   | 300 | 5   | —   | 300 | MHz  |
| HSIODR      | Data rate (low-speed I/O performance pin)              | ×10  | 100                | —   | 300 | 100 | —   | 300 | 100 | —   | 300 | Mbps |
|             |  | ×8   | 80                 | —   | 300 | 80  | —   | 300 | 80  | —   | 300 | Mbps |

*continued...*

## True LVDS Transmitter Timing

### Single Supply Devices True LVDS Transmitter Timing Specifications

**Table 41. True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices**

True **LVDS** transmitter is only supported at the bottom I/O banks.

| Symbol                 | Parameter                              | Mode | -C7, -I7 |     |       | -A7 |     |       | -C8 |     |       | Unit |
|------------------------|--|------|----------|-----|-------|-----|-----|-------|-----|-----|-------|------|
|                        |  |      | Min      | Typ | Max   | Min | Typ | Max   | Min | Typ | Max   |      |
| $f_{HSCLK}$            | Input clock frequency                  | ×10  | 5        | —   | 145   | 5   | —   | 100   | 5   | —   | 100   | MHz  |
|                        |  | ×8   | 5        | —   | 145   | 5   | —   | 100   | 5   | —   | 100   | MHz  |
|                        |  | ×7   | 5        | —   | 145   | 5   | —   | 100   | 5   | —   | 100   | MHz  |
|                        |  | ×4   | 5        | —   | 145   | 5   | —   | 100   | 5   | —   | 100   | MHz  |
|                        |  | ×2   | 5        | —   | 145   | 5   | —   | 100   | 5   | —   | 100   | MHz  |
|                        |  | ×1   | 5        | —   | 290   | 5   | —   | 200   | 5   | —   | 200   | MHz  |
| HSIODR                 | Data rate                              | ×10  | 100      | —   | 290   | 100 | —   | 200   | 100 | —   | 200   | Mbps |
|                        |  | ×8   | 80       | —   | 290   | 80  | —   | 200   | 80  | —   | 200   | Mbps |
|                        |  | ×7   | 70       | —   | 290   | 70  | —   | 200   | 70  | —   | 200   | Mbps |
|                        |  | ×4   | 40       | —   | 290   | 40  | —   | 200   | 40  | —   | 200   | Mbps |
|                        |  | ×2   | 20       | —   | 290   | 20  | —   | 200   | 20  | —   | 200   | Mbps |
|                        |  | ×1   | 10       | —   | 290   | 10  | —   | 200   | 10  | —   | 200   | Mbps |
| $t_{DUTY}$             | Duty cycle on transmitter output clock | —    | 45       | —   | 55    | 45  | —   | 55    | 45  | —   | 55    | %    |
| TCCS <sup>(63)</sup>   | Transmitter channel-to-channel skew    | —    | —        | —   | 300   | —   | —   | 300   | —   | —   | 300   | ps   |
| $t_{x\ Jitter}^{(64)}$ | Output jitter                          | —    | —        | —   | 1,000 | —   | —   | 1,000 | —   | —   | 1,000 | ps   |

*continued...*

(63) TCCS specifications apply to I/O banks from the same side only.

(64) TX jitter is the jitter induced from core noise and I/O switching noise.

| <b>Symbol</b>                         | <b>Parameter</b>   | <b>Mode</b>                        | <b>-I6</b> |            |            | <b>-A6, -C7, -I7</b> |            |            | <b>-A7</b> |            |            | <b>-C8</b> |            |            | <b>Unit</b> |
|---------------------------------------|--|------------------------------------|------------|------------|------------|----------------------|------------|------------|------------|------------|------------|------------|------------|------------|-------------|
|                                       |  |                                    | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Min</b>           | <b>Typ</b> | <b>Max</b> | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Min</b> | <b>Typ</b> | <b>Max</b> |             |
|                                       |  | ×1                                 | 10         | —          | 360        | 10                   | —          | 350        | 10         | —          | 320        | 10         | —          | 320        | Mbps        |
| t <sub>DUTY</sub>                     | Duty cycle on transmitter output clock   | —                                  | 45         | —          | 55         | 45                   | —          | 55         | 45         | —          | 55         | 45         | —          | 55         | %           |
| TCCS <sup>(65)</sup>                  | Transmitter channel-to-channel skew  | —                                  | —          | —          | 300        | —                    | —          | 300        | —          | —          | 300        | —          | —          | 300        | ps          |
| t <sub>x Jitter</sub> <sup>(66)</sup> | Output jitter  | —                                  | —          | —          | 380        | —                    | —          | 380        | —          | —          | 380        | —          | —          | 380        | ps          |
| t <sub>RISE</sub>                     | Rise time  | 20 – 80%, C <sub>LOAD</sub> = 5 pF | —          | 500        | —          | —                    | 500        | —          | —          | 500        | —          | —          | 500        | —          | ps          |
| t <sub>FALL</sub>                     | Fall time  | 20 – 80%, C <sub>LOAD</sub> = 5 pF | —          | 500        | —          | —                    | 500        | —          | —          | 500        | —          | —          | 500        | —          | ps          |
| t <sub>LOCK</sub>                     | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | —                                  | —          | —          | 1          | —                    | —          | 1          | —          | —          | 1          | —          | —          | 1          | ms          |

(65) TCCS specifications apply to I/O banks from the same side only.

(66) TX jitter is the jitter induced from core noise and I/O switching noise.



## Dual Supply Devices Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

**Table 44. Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices**

Emulated **LVDS\_E\_3R**, **SLVS**, and **Sub-LVDS** transmitters are supported at the output pin of all I/O banks.

| Symbol      | Parameter  | Mode | -I6, -A6, -C7, -I7 |     |     | -A7 |     |     | -C8 |     |     | Unit |
|-------------|--|------|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
|             |  |      | Min                | Typ | Max | Min | Typ | Max | Min | Typ | Max |      |
| $f_{HSCLK}$ | Input clock frequency (high-speed I/O performance pin) | ×10  | 5                  | —   | 300 | 5   | —   | 275 | 5   | —   | 275 | MHz  |
|             |  | ×8   | 5                  | —   | 300 | 5   | —   | 275 | 5   | —   | 275 | MHz  |
|             |  | ×7   | 5                  | —   | 300 | 5   | —   | 275 | 5   | —   | 275 | MHz  |
|             |  | ×4   | 5                  | —   | 300 | 5   | —   | 275 | 5   | —   | 275 | MHz  |
|             |  | ×2   | 5                  | —   | 300 | 5   | —   | 275 | 5   | —   | 275 | MHz  |
|             |  | ×1   | 5                  | —   | 300 | 5   | —   | 275 | 5   | —   | 275 | MHz  |
| HSIODR      | Data rate (high-speed I/O performance pin)             | ×10  | 100                | —   | 600 | 100 | —   | 550 | 100 | —   | 550 | Mbps |
|             |  | ×8   | 80                 | —   | 600 | 80  | —   | 550 | 80  | —   | 550 | Mbps |
|             |  | ×7   | 70                 | —   | 600 | 70  | —   | 550 | 70  | —   | 550 | Mbps |
|             |  | ×4   | 40                 | —   | 600 | 40  | —   | 550 | 40  | —   | 550 | Mbps |
|             |  | ×2   | 20                 | —   | 600 | 20  | —   | 550 | 20  | —   | 550 | Mbps |
|             |  | ×1   | 10                 | —   | 300 | 10  | —   | 275 | 10  | —   | 275 | Mbps |
| $f_{HSCLK}$ | Input clock frequency (low-speed I/O performance pin)  | ×10  | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×8   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×7   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×4   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×2   | 5                  | —   | 150 | 5   | —   | 150 | 5   | —   | 150 | MHz  |
|             |  | ×1   | 5                  | —   | 300 | 5   | —   | 300 | 5   | —   | 300 | MHz  |
| HSIODR      | Data rate (low-speed I/O performance pin)              | ×10  | 100                | —   | 300 | 100 | —   | 300 | 100 | —   | 300 | Mbps |
|             |  | ×8   | 80                 | —   | 300 | 80  | —   | 300 | 80  | —   | 300 | Mbps |

*continued...*



## LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

### Single Supply Devices LVDS Receiver Timing Specifications

**Table 45. LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices**

LVDS receivers are supported at all banks.

| Symbol      | Parameter  | Mode | -C7, -I7 |     | -A7 |     | -C8 |     | Unit |
|-------------|--|------|----------|-----|-----|-----|-----|-----|------|
|             |  |      | Min      | Max | Min | Max | Min | Max |      |
| $f_{HSCLK}$ | Input clock frequency (high-speed I/O performance pin) | ×10  | 5        | 145 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×8   | 5        | 145 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×7   | 5        | 145 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×4   | 5        | 145 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×2   | 5        | 145 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×1   | 5        | 290 | 5   | 200 | 5   | 200 | MHz  |
| HSIODR      | Data rate (high-speed I/O performance pin)             | ×10  | 100      | 290 | 100 | 200 | 100 | 200 | Mbps |
|             |  | ×8   | 80       | 290 | 80  | 200 | 80  | 200 | Mbps |
|             |  | ×7   | 70       | 290 | 70  | 200 | 70  | 200 | Mbps |
|             |  | ×4   | 40       | 290 | 40  | 200 | 40  | 200 | Mbps |
|             |  | ×2   | 20       | 290 | 20  | 200 | 20  | 200 | Mbps |
|             |  | ×1   | 10       | 290 | 10  | 200 | 10  | 200 | Mbps |
| $f_{HSCLK}$ | Input clock frequency (low-speed I/O performance pin)  | ×10  | 5        | 100 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×8   | 5        | 100 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×7   | 5        | 100 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×4   | 5        | 100 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×2   | 5        | 100 | 5   | 100 | 5   | 100 | MHz  |
|             |  | ×1   | 5        | 200 | 5   | 200 | 5   | 200 | MHz  |
| HSIODR      | Data rate (low-speed I/O performance pin)              | ×10  | 100      | 200 | 100 | 200 | 100 | 200 | Mbps |

*continued...*



| Symbol      | Parameter   | Mode | -I6, -A6, -C7, -I7 |     | -A7 |     | -C8 |     | Unit |
|-------------|---|------|--------------------|-----|-----|-----|-----|-----|------|
|             |   |      | Min                | Max | Min | Max | Min | Max |      |
| HSIODR      | Data rate (high-speed I/O performance pin)            | ×2   | 5                  | 360 | 5   | 320 | 5   | 320 | MHz  |
|             |   | ×1   | 5                  | 360 | 5   | 320 | 5   | 320 | MHz  |
|             |   | ×10  | 100                | 700 | 100 | 640 | 100 | 640 | Mbps |
|             |   | ×8   | 80                 | 720 | 80  | 640 | 80  | 640 | Mbps |
|             |   | ×7   | 70                 | 700 | 70  | 640 | 70  | 640 | Mbps |
|             |   | ×4   | 40                 | 720 | 40  | 640 | 40  | 640 | Mbps |
| $f_{HSCLK}$ | Input clock frequency (low-speed I/O performance pin) | ×2   | 20                 | 720 | 20  | 640 | 20  | 640 | Mbps |
|             |   | ×1   | 10                 | 360 | 10  | 320 | 10  | 320 | Mbps |
|             |   | ×10  | 5                  | 150 | 5   | 150 | 5   | 150 | MHz  |
|             |   | ×8   | 5                  | 150 | 5   | 150 | 5   | 150 | MHz  |
|             |   | ×7   | 5                  | 150 | 5   | 150 | 5   | 150 | MHz  |
|             |   | ×4   | 5                  | 150 | 5   | 150 | 5   | 150 | MHz  |
| HSIODR      | Data rate (low-speed I/O performance pin)             | ×2   | 5                  | 150 | 5   | 150 | 5   | 150 | MHz  |
|             |   | ×1   | 5                  | 300 | 5   | 300 | 5   | 300 | MHz  |
|             |   | ×10  | 100                | 300 | 100 | 300 | 100 | 300 | Mbps |
|             |   | ×8   | 80                 | 300 | 80  | 300 | 80  | 300 | Mbps |
|             |   | ×7   | 70                 | 300 | 70  | 300 | 70  | 300 | Mbps |
|             |   | ×4   | 40                 | 300 | 40  | 300 | 40  | 300 | Mbps |
| SW          | Sampling window (high-speed I/O performance pin)      | —    | —                  | 510 | —   | 510 | —   | 510 | ps   |

continued...



| Term                       | Definition   |
|----------------------------|--|
| $t_{DUTY}$                 | HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.   |
| $t_{FALL}$                 | Signal high-to-low transition time (80–20%).   |
| $t_H$                      | Input register hold time.  |
| Timing Unit Interval (TUI) | HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = $t_C/w$ ). |
| $t_{INJITTER}$             | Period jitter on PLL clock input.  |
| $t_{OUTJITTER\_DEDCLK}$    | Period jitter on dedicated clock output driven by a PLL.   |
| $t_{OUTJITTER\_IO}$        | Period jitter on general purpose I/O driven by a PLL.  |
| $t_{pllicin}$              | Delay from PLL inclk pad to I/O input register.  |
| $t_{pllicout}$             | Delay from PLL inclk pad to I/O output register.   |
| $t_{RISE}$                 | Signal low-to-high transition time (20–80%).   |
| $t_{SU}$                   | Input register setup time.   |
| $V_{CM(DC)}$               | DC common mode input voltage.  |
| $V_{DIF(AC)}$              | AC differential input voltage: The minimum AC input differential voltage required for switching.   |
| $V_{DIF(DC)}$              | DC differential input voltage: The minimum DC input differential voltage required for switching.   |
| $V_{HYS}$                  | Hysteresis for Schmitt trigger input.  |
| $V_{ICM}$                  | Input common mode voltage: The common mode of the differential signal at the receiver.   |
| $V_{ID}$                   | Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.                        |
| $V_{IH}$                   | Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.   |
| $V_{IH(AC)}$               | High-level AC input voltage.   |
| $V_{IH(DC)}$               | High-level DC input voltage.   |
| $V_{IL}$                   | Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.   |
| $V_{IL\ (AC)}$             | Low-level AC input voltage.  |
| $V_{IL\ (DC)}$             | Low-level DC input voltage.  |
| $V_{IN}$                   | DC input voltage.  |

*continued...*



| Date          | Version    | Changes  |
|---------------|------------|--|
| January 2016  | 2016.01.22 | <ul style="list-style-type: none"><li>• Added description about automotive temperature devices in the Programming/Erasure Specifications table.</li><li>• Changed the pin capacitance to maximum values.</li><li>• Updated maximum TCCS specifications from 410 ps to 300 ps in the following tables:<ul style="list-style-type: none"><li>— True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li><li>— True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li><li>— Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li><li>— True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li><li>— True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li><li>— True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li><li>— Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li><li>— Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li></ul></li><li>• Added new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices.</li><li>• Updated maximum <math>f_{HSCLK}</math> and HSIODR specifications for -A6, -C7, and -I7 speed grades in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices table.</li><li>• Updated SW specifications in the following tables:<ul style="list-style-type: none"><li>— LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices</li><li>— LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li></ul></li><li>• Updated maximum <math>f_{HSCLK}</math> and HSIODR (high-speed I/O performance pin) specifications for -I6, -A6, -C7, -I7 speed grades in LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices table.</li><li>• Removed Internal Configuration Time information in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table.</li><li>• Added Internal Configuration Time tables for uncompressed .rbf files and compressed .rbf files.</li><li>• Removed Preliminary tags for all tables.</li></ul> |
| November 2015 | 2015.11.02 | <ul style="list-style-type: none"><li>• Added description to <i>Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame</i> topic.</li><li>• Added ADC_VREF Pin Leakage Current for Intel MAX 10 Devices table.</li><li>• Updated the condition for "Bus-hold high, sustaining current" parameter from "<math>V_{IN} &lt; V_{IL}</math> (minimum)" to "<math>V_{IN} &lt; V_{IH}</math> (minimum)" in Bus Hold Parameters table.</li></ul>   |

*continued...*