# Intel - 10M16DAF484C7G Datasheet





Welcome to <u>E-XFL.COM</u>

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	1000
Number of Logic Elements/Cells	16000
Total RAM Bits	562176
Number of I/O	320
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10m16daf484c7g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Symbol	Parameter	Min	Мах	Unit
V <sub>CCD_PLL</sub>	Supply voltage for PLL regulator (digital)	-0.5	1.63	V
V <sub>CCA_ADC</sub>	Supply voltage for ADC analog block	-0.5	3.41	V
V <sub>CCINT</sub>	Supply voltage for ADC digital block	-0.5	1.63	V

## **Absolute Maximum Ratings**

## Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices

Symbol	Parameter	Min	Мах	Unit
VI	DC input voltage	-0.5	4.12	V
I <sub>OUT</sub>	DC output current per pin	-25	25	mA
T <sub>STG</sub>	Storage temperature	-65	150	°C
Тյ	Operating junction temperature	-40	125	°C

# Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for  $\sim 11.7\%$  over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

## Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices

Condition (V)	Overshoot Duration as % of High Time	Unit
4.12	100.0	%
4.17	11.7	%
4.22	7.1	%
4.27	4.3	%
		continued



	Symbol	Parameter	Condition	Min	Тур	Max	Unit
			1.35 V	1.2825	1.35	1.4175	V
			1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(1)</sup>		Supply voltage for PLL regulator and ADC block (analog)	_	2.85/3.135	3.0/3.3	3.15/3.465	V

# **Dual Supply Devices Power Supplies Recommended Operating Conditions**

# Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply voltage for core and periphery	_	1.15	1.2	1.25	V
V <sub>CCIO</sub> <sup>(3)</sup>	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(4)</sup>	Supply voltage for PLL regulator (analog)	_	2.375	2.5	2.625	V
V <sub>CCD_PLL</sub> <sup>(5)</sup>	Supply voltage for PLL regulator (digital)	-	1.15	1.2	1.25	V
V <sub>CCA_ADC</sub>	Supply voltage for ADC analog block	—	2.375	2.5	2.625	V
V <sub>CCINT</sub>	Supply voltage for ADC digital block	—	1.15	1.2	1.25	V

<sup>&</sup>lt;sup>(3)</sup>  $V_{CCIO}$  for all I/O banks must be powered up during user mode because  $V_{CCIO}$  I/O banks are used for the ADC and I/O functionalities.

 $<sup>^{(4)}</sup>$  All V<sub>CCA</sub> pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

<sup>&</sup>lt;sup>(5)</sup>  $V_{CCD PLL}$  must always be connected to  $V_{CC}$  through a decoupling capacitor and ferrite bead.



# Table 11. ADC\_VREF Pin Leakage Current for Intel MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
I <sub>adc_vref</sub>	ADC_VREF pin leakage current	Single supply mode	_	10	μΑ
		Dual supply mode	—	20	μA

## **Bus Hold Parameters**

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

# Table 12. Bus Hold Parameters for Intel MAX 10 Devices

Parameter	Condition		V <sub>CCIO</sub> (V)								Unit			
		1.	.2	1	.5	1.	8	2.	.5	3	.0	3.	.3	
		Min	Max	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Min	Мах	
Bus-hold low, sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	8	-	12	-	30	_	50	-	70	-	70	_	μA
Bus-hold high, sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-8	-	-12	-	-30	_	-50	-	-70	-	-70	_	μA
Bus-hold low, overdrive current	$0 V < V_{IN} < V_{CCIO}$	-	125	-	175	-	200	-	300	-	500	_	500	μA
Bus-hold high, overdrive current	$0 V < V_{IN} < V_{CCIO}$	-	-125	-	-175	_	-200	-	-300	-	-500	_	-500	μA
Bus-hold trip point	-	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V



- Subscript x refers to both V and T.
- $\Delta R_V$  is variation of resistance with voltage.
- $\Delta R_T$  is variation of resistance with temperature.
- dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- V<sub>1</sub> is the initial voltage.
- V<sub>2</sub> is final voltage.

The following figure shows the example to calculate the change of 50  $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

# Figure 2. Example for OCT Resistance Calculation after Calibration at Device Power-Up

 $\Delta R_V = (3.15 - 3) \times 1000 \times -0.027 = -4.05$  $\Delta R_T = (85 - 25) \times 0.25 = 15$ 

Because  $\Delta R_V$  is negative,

 $MF_V = 1/(4.05/100 + 1) = 0.961$ 

Because  $\Delta R_T$  is positive,

 $MF_T = 15/100 + 1 = 1.15$  $MF = 0.961 \times 1.15 = 1.105$ 

 $R_{final} = 50 \times 1.105 = 55.25\Omega$ 



## Single-Ended I/O Standards Specifications

# Table 20. Single-Ended I/O Standards Specifications for Intel MAX 10 Devices

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

I/O Standard		V <sub>CCIO</sub> (V)		VIL	V <sub>IL</sub> (V)		(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Тур	Max	Min	Max	Min	Max	Max	Min		
3.3 V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3 V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	2	-2
3.0 V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	0.45	2.4	4	-4
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
2.5 V LVTTL and LVCMOS	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.3	0.4	2	1	-1
1.8 V LVTTL and LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	2.25	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V LVCMOS	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
3.3 V Schmitt Trigger	3.135	3.3	3.465	-0.3	0.8	1.7	V <sub>CCIO</sub> + 0.3	-	-	-	-
2.5 V Schmitt Trigger	2.375	2.5	2.625	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.3	-	-	-	-
1.8 V Schmitt Trigger	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	-	-	—	_
1.5 V Schmitt Trigger	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCI0</sub> + 0.3	-	-	—	-
3.0 V PCI	2.85	3	3.15	_	0.3 × V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	V <sub>CCI0</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5



## Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

# Table 22. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel MAX 10 Devices

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL-15 Class I specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

I/O Standard	V <sub>IL(D</sub>	c) (V)	V <sub>IH(DC</sub>	;) <b>(V)</b>	V <sub>IL(A</sub>	c) <b>(V)</b>	V <sub>IH(AC</sub>	c) (V)	V <sub>OL</sub> (V)	V <sub>он</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Min	Max	Min	Мах	Max	Min		
SSTL-2 Class I	—	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	—	_	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	—	V <sub>TT</sub> – 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	—	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	—	—	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	—	V <sub>TT</sub> – 0.76	V <sub>TT</sub> + 0.76	16.4	-16.4
SSTL-18 Class I	—	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	—	_	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	—	V <sub>TT</sub> – 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	—	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	—	_	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	—	0.28	V <sub>CCIO</sub> – 0.28	13.4	-13.4
SSTL-15 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	—	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	—	$0.2 \times V_{CCIO}$	0.8 × V <sub>CCIO</sub>	16	-16
SSTL-135	_	V <sub>REF</sub> – 0.09	V <sub>REF</sub> + 0.09	—	-	V <sub>REF</sub> - 0.16	V <sub>REF</sub> + 0.16	—	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	-	_
HSTL-18 Class I	_	V <sub>REF</sub> - 0.1	$V_{REF} + 0.1$	—	-	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	_	0.4	V <sub>CCIO</sub> - 0.4	16	-16
continued									ontinued			

# Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>VCO</sub> <sup>(29)</sup>	PLL internal voltage-controlled oscillator (VCO) operating range	_	600	_	1300	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	-	40	-	60	%
t <sub>INJITTER_CCJ</sub> (30)	Input clock cycle-to-cycle jitter	$F_{INPFD} \ge 100 \text{ MHz}$	-	-	0.15	UI
		$F_{INPFD}$ < 100 MHz	-	-	±750	ps
f <sub>OUT_EXT</sub> <sup>(28)</sup>	PLL output frequency for external clock output	-	-	-	472.5	MHz
f <sub>OUT</sub>	PLL output frequency to global clock	-6 speed grade	-	-	472.5	MHz
		-7 speed grade	-	-	450	MHz
		-8 speed grade	-	-	402.5	MHz
toutduty	Duty cycle for external clock output	Duty cycle set to 50%	45	50	55	%
t <sub>LOCK</sub>	Time required to lock from end of device configuration	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically	After switchover, reconfiguring any non-post-scale counters or delays, or when areset is deasserted	_	_	1	ms
toutjitter_period_io	Regular I/O period jitter	F <sub>OUT</sub> ≥ 100 MHz	-	-	650	ps
		F <sub>OUT</sub> < 100 MHz	-	-	75	mUI
t <sub>OUTJITTER_CCJ_IO</sub> (31)	Regular I/O cycle-to-cycle jitter	F <sub>OUT</sub> ≥ 100 MHz	-	-	650	ps
		F <sub>OUT</sub> < 100 MHz	-	-	75	mUI
		•				continued

<sup>&</sup>lt;sup>(29)</sup> The VCO frequency reported by the Intel Quartus Prime software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.

<sup>(30)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.

<sup>(31)</sup> Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.9999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.



P	arameter	Symbol	Condition	Min	Тур	Max	Unit
	Integral non linearity	INL	-	-2	—	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	-65 <sup>(37)</sup>	_	_	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	54 <sup>(38)</sup>	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	53 <sup>(39)</sup>	_	_	dB
On-Chip Temperature	Temperature sampling rate	Τ <sub>S</sub>	-	_	_	50	kSPS
Sensor	Absolute accuracy	_	-40 to 125°C, with 64 samples averaging (40)	_	_	±10	°C
Conversion Rate (41)	Conversion time	_	Single measurement	-	_	1	Cycle
			Continuous measurement	_	—	1	Cycle
			Temperature measurement	_	_	1	Cycle

# **Related Information**

SPICE Models for Intel FPGAs

<sup>(41)</sup> For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.

 $<sup>^{(37)}</sup>$  THD with prescalar enabled is 6dB less than the specification.

 $<sup>^{(38)}</sup>$  SNR with prescalar enabled is 6dB less than the specification.

<sup>&</sup>lt;sup>(39)</sup> SINAD with prescalar enabled is 6dB less than the specification.

<sup>(40)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



I	Parameter	Symbol	Condition	Min	Тур	Max	Unit
			Internal V <sub>REF</sub> , no missing code	-1	_	1.7	LSB
	Integral non linearity	INL	_	-2	_	2	LSB
AC Accuracy Total harmonic distortion		THD	$F_{IN}$ = 50 kHz, $F_{S}$ = 1 MHz, PLL	-70 <sup>(44)(45)</sup> (46)	-	-	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	62 (47)(48)(46)	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN}$ = 50 kHz, $F_{S}$ = 1 MHz, PLL	61.5 <sup>(49)</sup> (50)(46)	_	-	dB
On-Chip Temperature	Temperature sampling rate	T <sub>S</sub>	_	-	-	50	kSPS
Absolute accuracy		_	-40 to 125°C, with 64 samples averaging (51)	_	_	±5	°C
							continued

- $^{(44)}$  Total harmonic distortion is -65 dB for dual function pin.
- <sup>(45)</sup> THD with prescalar enabled is 6dB less than the specification.
- <sup>(46)</sup> When using internal  $V_{REF}$ , THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.
- <sup>(47)</sup> Signal-to-noise ratio is 54 dB for dual function pin.
- $^{(48)}$  SNR with prescalar enabled is 6dB less than the specification.
- <sup>(49)</sup> Signal-to-noise and distortion is 53 dB for dual function pin.
- <sup>(50)</sup> SINAD with prescalar enabled is 6dB less than the specification.
- <sup>(51)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core and Modular Dual ADC Core IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



# True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

## Single Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

# Table 37. True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

True RSDS transmitter is only supported at bottom I/O banks. Emulated RSDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- <b>C</b> 8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
performance pin)	performance pin)	×8	5	-	50	5	-	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	—	50	5		50	5	-	50	MHz
	×2	5	—	50	5	-	50	5	_	50	MHz	
		×1	5	—	100	5	-	100	5	_	100	MHz
HSIODR	Data rate (high-speed	×10	100	—	100	100		100	100	_	100	Mbps
	1/O performance pin)	×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	—	100	70		100	70	-	100	Mbps
		×4	40	—	100	40	-	100	40	_	100	Mbps
		×2	20	—	100	20	-	100	20	_	100	Mbps
		×1	10	—	100	10		100	10	_	100	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	performance pin)	×8	5	—	50	5	-	50	5	_	50	MHz
		×7	5	—	50	5		50	5	-	50	MHz
		×4	5	—	50	5	-	50	5	_	50	MHz
		×2	5	—	50	5		50	5		50	MHz
		×1	5	—	100	5	Ι	100	5	-	100	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	100	100	_	100	100	_	100	Mbps
											con	tinued

## Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-I6, -A6, -C7, -I7				-A7			Unit		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	-	100	80	-	100	80	-	100	Mbps
		×7	70	-	100	70	-	100	70	-	100	Mbps
		×4	40	-	100	40	-	100	40	-	100	Mbps
		×2	20	-	100	20	-	100	20	-	100	Mbps
		×1	10	-	100	10	-	100	10	-	100	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	_	55	%
TCCS <sup>(55)</sup>	Transmitter channel- to-channel skew	-	-	-	300	-	-	300	_	-	300	ps
t <sub>x Jitter</sub> (56)	Output jitter (high- speed I/O performance pin)	_	-	-	425	-	-	425	-	-	425	ps
	Output jitter (low- speed I/O performance pin)	_	-	-	470	-	-	470	-	-	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	-	500	_	-	500	-	-	500	-	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	-	500	-	_	500	_	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{\</sup>rm (55)}$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(56)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.

#### Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet





Symbol	Parameter	Mode	-16,	, <b>-A6, -C7</b> ,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	-	300	40	-	300	Mbps
		×2	20	_	300	20	_	300	20	-	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	-	55	%
TCCS <sup>(57)</sup>	Transmitter channel- to-channel skew	-	_	-	300	-	-	300	-	-	300	ps
t <sub>x Jitter</sub> <sup>(58)</sup>	Output jitter (high- speed I/O performance pin)	_	_	_	425	-	_	425	-	-	425	ps
	Output jitter (low- speed I/O performance pin)	_	-	-	470	-	-	470	-	-	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	-	500	-	-	500	-	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	_	-	500	-	-	500	-	ps
t <sub>lock</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{(57)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(58)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# Emulated RSDS\_E\_1R Transmitter Timing Specifications

# Table 39. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated **RSDS\_E\_1R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- <b>C8</b>	<b>C8</b>	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK</sub>	Input clock frequency	×10	5	—	85	5	—	85	5	-	85	MHz
	performance pin)	×8	5	—	85	5	_	85	5	-	85	MHz
		×7	5	—	85	5	—	85	5	-	85	MHz
	×4	5	_	85	5	_	85	5		85	MHz	
		×2	5	—	85	5	_	85	5		85	MHz
		×1	5	_	170	5	_	170	5		170	MHz
HSIODR	Data rate (high-speed	×10	100	—	170	100	_	170	100	_	170	Mbps
	1/O performance pin)	×8	80	—	170	80	—	170	80		170	Mbps
		×7	70	_	170	70	_	170	70		170	Mbps
		×4	40	—	170	40	_	170	40		170	Mbps
		×2	20	—	170	20	—	170	20		170	Mbps
		×1	10	—	170	10	_	170	10	_	170	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	—	85	5	_	85	5		85	MHz
	performance pin)	×8	5	_	85	5	_	85	5	-	85	MHz
		×7	5	—	85	5	—	85	5	-	85	MHz
		×4	5	—	85	5	—	85	5		85	MHz
		×2	5	—	85	5	_	85	5	-	85	MHz
		×1	5	—	170	5	—	170	5	-	170	MHz
HSIODR	Data rate (low-speed	×10	100	-	170	100	_	170	100	—	170	Mbps
	1/O performance pin)	×8	80	—	170	80	_	170	80	—	170	Mbps
		×7	70	—	170	70	_	170	70	—	170	Mbps
											con	tinued

## Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-I6, -A6, -C7, -I7		-A7				Unit			
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×7	70	-	300	70	-	300	70	-	300	Mbps
		×4	40	-	300	40	-	300	40	_	300	Mbps
		×2	20	-	300	20	-	300	20	-	300	Mbps
		×1	10	-	300	10	-	300	10	-	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	-	55	%
TCCS <sup>(61)</sup>	Transmitter channel- to-channel skew	-	-	-	300	-	-	300	-	-	300	ps
t <sub>x Jitter</sub> <sup>(62)</sup>	Output jitter (high- speed I/O performance pin)	_	-	-	425	-	-	425	-	-	425	ps
	Output jitter (low- speed I/O performance pin)	-	-	-	470	-	-	470	-	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	-	500	-	-	500	-	-	500	-	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	-	500	_	-	500	-	-	500	-	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{\</sup>rm (61)}$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{\</sup>rm (62)}$  TX jitter is the jitter induced from core noise and I/O switching noise.



Symbol	Parameter	Mode	-C7,	, -17		47	-0	Unit	
			Min	Max	Min	Max	Min	Max	
		×8	80	200	80	200	80	200	Mbps
		×7	70	200	70	200	70	200	Mbps
		×4	40	200	40	200	40	200	Mbps
		×2	20	200	20	200	20	200	Mbps
		×1	10	200	10	200	10	200	Mbps
SW	Sampling window (high- speed I/O performance pin)	_	_	910	-	910	_	910	ps
	Sampling window (low- speed I/O performance pin)	_	_	1,110	-	1,110	_	1,110	ps
t <sub>x Jitter</sub> <sup>(71)</sup>	Input jitter	_	-	1,000	-	1,000	_	1,000	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	1	_	1	_	1	ms

## Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

# Table 46. LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS receivers are supported at all banks.

Symbol	Parameter	Mode	-I6, -A6,	-16, -A6, -C7, -17		7	-0	Unit	
			Min	Max	Min	Max	Min	Max	
f <sub>HSCLK</sub>	Input clock frequency (high-	×10	5	350	5	320	5	320	MHz
	speed I/O performance pin)	×8	5	360	5	320	5	320	MHz
		×7	5	350	5	320	5	320	MHz
		×4	5	360	5	320	5	320	MHz
			•	•				Ċ	ontinued

<sup>(71)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



## Table 56.I/O Timing for Intel MAX 10 Devices

These I/O timing parameters are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate for 10M08DAF484 device.

Symbol	Parameter	-C7, -I7	-C8	Unit
T <sub>su</sub>	Global clock setup time	-0.750	-0.808	ns
T <sub>h</sub>	Global clock hold time	1.180	1.215	ns
T <sub>co</sub>	Global clock to output delay	5.131	5.575	ns
T <sub>pd</sub>	Best case pin-to-pin propagation delay through one LUT	4.907	5.467	ns

# **Programmable IOE Delay**

# **Programmable IOE Delay On Row Pins**

## Table 57. IOE Programmable Delay on Row Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.

<u> </u>											
The	minimum and	1 maximum	offset timina	numhers	are in referen	re to setti	'0' na	as available	in the Intel (	Quartus Prime softwar	-0
	in and and		onset tinning	numbers			ig o	us available	in the mitter i	qualitas i mine solumai	с.

Parameter	Paths Affected	Number of	Minimum	Maximum Offset							
		Settings	Offset	Fast C	orner			Slow Corner			
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.815	0.873	1.831	1.811	1.874	1.871	1.922	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.924	0.992	2.081	2.055	2.125	2.127	2.185	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.479	0.514	1.069	1.070	1.117	1.105	1.134	ns



Date	Version	Changes
January 2016	2016.01.22	<ul> <li>Added description about automotive temperature devices in the Programming/Erasure Specifications table.</li> <li>Changed the pin capacitance to maximum values.</li> <li>Updated maximum TCCS specifications from 410 ps to 300 ps in the following tables:         <ul> <li>True PDDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul> </li> <li>Added new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Added new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices.</li> <li>Updated maximum f<sub>HSCLK</sub> and HSIODR specifications for -A6, -C7, and -I7 speed grades in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Updated maximum f<sub>HSCLK</sub> and HSIODR (high-speed I/O performance pin) specifications for Intel MAX 10 Dual Supply Devices</li> <li>Updated maximum f<sub>HSCLK</sub> and HSIO</li></ul>
		Removed Preliminary tags for all tables.
November 2015	2015.11.02	<ul> <li>Added description to <i>Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame</i> topic.</li> <li>Added ADC_VREF Pin Leakage Current for Intel MAX 10 Devices table.</li> <li>Updated the condition for "Bus-hold high, sustaining current" parameter from "V<sub>IN</sub> &lt; V<sub>IL</sub> (minimum)" to "V<sub>IN</sub> &lt; V<sub>IH</sub> (minimum)" in Bus Hold Parameters table.</li> </ul>
		continued

## Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



Date	Version	Changes
		<ul> <li>Added -A6 speed grade in the following tables:         <ul> <li>Intel MAX 10 Device Grades and Speed Grades Supported</li> <li>Series OCT without Calibration Specifications for Intel MAX 10 Devices</li> <li>Clock Tree Specifications for Intel MAX 10 Devices</li> <li>Embedded Multiplier Specifications for Intel MAX 10 Devices</li> <li>Memory Block Performance Specifications for Intel MAX 10 Devices</li> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LOE Programmable Delay on Row Pins for Intel MAX 10 Devices</li> <li>Updated the maximum value for input clock cycle-to-cycle jitter (t<sub>INITTER_CCJ</sub>) with F<sub>INPFD</sub> &lt; 100 MHz condition from 750 ps to ±750 ps in PLL Specifications for Intel MAX 10 Devices table.</li> <li>Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.</li> </ul> </li> <li>Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.</li> <li>Up</li></ul>
June 2015	2015.06.12	<ul> <li>Updated the maximum values in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.</li> <li>Removed Internal Weak Pull-Up Resistor equation.</li> <li>Updated the note for input resistance and input capacitance parameters in the ADC Performance Specifications table for both single supply and dual supply devices. Note: Download the SPICE models for simulation.</li> <li>Added a note to AC Accuracy - THD, SNR, and SINAD parameters in the ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. Note: When using internal V<sub>REF</sub>, THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.</li> <li>Updated clock period jitter and cycle-to-cycle period jitter parameters in the Memory Output Clock Jitter Specifications for Intel MAX 10 Devices table.</li> </ul>
		continued



Date	Version	Changes
May 2015	2015.05.04	<ul> <li>Updated a note to V<sub>CCIO</sub> for both single supply and dual supply power supplies recommended operating conditions tables. Note updated: V<sub>CCIO</sub> for all I/O banks must be powered up during user mode because V<sub>CCIO</sub> I/O banks are used for the ADC and I/O functionalities.</li> </ul>
		Updated Example for OCT Resistance Calculation after Calibration at Device Power-Up.
		<ul> <li>Removed a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table. BLVDS is now supported in Intel MAX 10 single supply devices. Note removed: BLVDS TX is not supported in single supply devices.</li> </ul>
		Updated ADC Performance Specifications for both single supply and dual supply devices.
		– Changed the symbol for Operating junction temperature range parameter from $T_A$ to $T_J$ .
		<ul> <li>Edited sampling rate maximum value from 1000 kSPS to 1 MSPS.</li> </ul>
		<ul> <li>Added a note to analog input voltage parameter.</li> </ul>
		- Removed input frequency, f <sub>IN</sub> specification.
		<ul> <li>Updated the condition for DNL specification: External V<sub>REF</sub>, no missing code. Added DNL specification for condition: Internal V<sub>REF</sub>, no missing code.</li> </ul>
		<ul> <li>Added notes to AC accuracy specifications that the value with prescalar enabled is 6dB less than the specification.</li> </ul>
		<ul> <li>Added a note to On-Chip Temperature Sensor (absolute accuracy) parameter about the averaging calculation.</li> </ul>
		Updated ADC Performance Specifications for Intel MAX 10 Single Supply Devices table.
		<ul> <li>Added condition for On-Chip Temperature Sensor (absolute accuracy) parameter: with 64 samples averaging.</li> </ul>
		Updated ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table.
		<ul> <li>Updated Digital Supply Voltage minimum value from 1.14 V to 1.15 V and maximum value from 1.26 V to 1.25 V.</li> </ul>
		<ul> <li>Updated f<sub>HSCLK</sub> and HSIODR specifications for –A7 speed grade in the following tables:</li> </ul>
		<ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		<ul> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		<ul> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		<ul> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
	•	continued



Date	Version	Changes
		Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows:
		- VIL(AC) Max: Updated from V <sub>REF</sub> - 0.35 to V <sub>REF</sub> - 0.31
		$-$ VIH(AC) Min: Opdated from $v_{REF} + 0.31$
		<ul> <li>Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS IX is not supported in single supply devices.</li> </ul>
		<ul> <li>Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices.</li> </ul>
		<ul> <li>Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices.</li> </ul>
		Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide.
		Added UFM specifications for serial interface.
		Updated total harmonic distortion (THD) specifications as follows:
		<ul> <li>— Single supply devices: Updated from 65 dB to -65 dB</li> </ul>
		- Dual supply devices: Updated from 70 dB to -70 dB (updated from 65 dB to -65 dB for dual function pin)
		• Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging.
		Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		<ul> <li>Updated HSIODR and f<sub>HSCLK</sub> specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices.</li> </ul>
		<ul> <li>Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades.</li> </ul>
		<ul> <li>Added t<sub>RU_nCONFIG</sub> and t<sub>RU_nRSTIMER</sub> specifications for different devices in Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices table.</li> </ul>
		Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion.
		Added IOE programmable delay specifications.
September 2014	2014.09.22	Initial release.