



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|---|
| Number of LABs/CLBs | 1000 |
| Number of Logic Elements/Cells | 16000 |
| Total RAM Bits | 562176 |
| Number of I/O | 320 |
| Number of Gates | - |
| Voltage - Supply | 1.15V ~ 1.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/10m16dcf484i7g |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Intel[®] MAX[®] 10 FPGA Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel $MAX^{\mbox{\scriptsize B}}$ 10 devices.

Table 1. Intel MAX 10 Device Grades and Speed Grades Supported

| Device Grade | Speed Grade Supported |
|--------------|--|
| Commercial | -C7 -C8 (slowest) |
| Industrial | -I6 (fastest) -I7 |
| Automotive | -A6 -A7 |

Note: The –I6 and –A6 speed grades of the Intel MAX 10 FPGA devices are not available by default in the Intel Quartus[®] Prime software. Contact your local Intel sales representatives for support.

Related Information

Device Ordering Information, Intel MAX 10 FPGA Device Overview Provides more information about the densities and packages of devices in the Intel MAX 10.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Intel MAX 10 devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered

*Other names and brands may be claimed as the property of others.



| Symbol | Parameter | Min | Мах | Unit |
|----------------------|--|------|------|------|
| V _{CCD_PLL} | Supply voltage for PLL regulator (digital) | -0.5 | 1.63 | V |
| V _{CCA_ADC} | Supply voltage for ADC analog block | -0.5 | 3.41 | V |
| V _{CCINT} | Supply voltage for ADC digital block | -0.5 | 1.63 | V |

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices

| Symbol | Parameter | Min | Мах | Unit |
|------------------|--------------------------------|------|------|------|
| VI | DC input voltage | -0.5 | 4.12 | V |
| I _{OUT} | DC output current per pin | -25 | 25 | mA |
| T _{STG} | Storage temperature | -65 | 150 | °C |
| Тյ | Operating junction temperature | -40 | 125 | °C |

Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for $\sim 11.7\%$ over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices

| Condition (V) | Overshoot Duration as % of High Time | Unit |
|---------------|--------------------------------------|-----------|
| 4.12 | 100.0 | % |
| 4.17 | 11.7 | % |
| 4.22 | 7.1 | % |
| 4.27 | 4.3 | % |
| | | continued |



DC Characteristics

Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

Related Information

- Early Power Estimator User Guide Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook Provides more information about power estimation tools.

I/O Pin Leakage Current

The values in the table are specified for normal device operation. The values vary during device power-up. This applies for all V_{CCIO} settings (3.3, 3.0, 2.5, 1.8, 1.5, 1.35, and 1.2 V).

10 μ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on.

Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.

Table 10. I/O Pin Leakage Current for Intel MAX 10 Devices

| Symbol | Parameter | Condition | Min | Max | Unit |
|-----------------|-----------------------------------|--------------------------------|-----|-----|------|
| II | Input pin leakage current | $V_{I} = 0 V$ to $V_{CCIOMAX}$ | -10 | 10 | μA |
| I _{OZ} | Tristated I/O pin leakage current | $V_{O} = 0 V$ to $V_{CCIOMAX}$ | -10 | 10 | μA |



Series OCT without Calibration Specifications

Table 13. Series OCT without Calibration Specifications for Intel MAX 10 Devices

This table shows the variation of on-chip termination (OCT) without calibration across process, voltage, and temperature (PVT).

| Description | V _{CCIO} (V) | Resistance Tolerance | | Unit |
|--------------------------------|-----------------------|-------------------------|-----|------|
| | | -C7, -I6, -I7, -A6, -A7 | -C8 | |
| Series OCT without calibration | 3.00 | ±35 | ±30 | % |
| | 2.50 | ±35 | ±30 | % |
| | 1.80 | ±40 | ±35 | % |
| | 1.50 | ±40 | ±40 | % |
| | 1.35 | ±40 | ±50 | % |
| | 1.20 | ±45 | ±60 | % |

Series OCT with Calibration at Device Power-Up Specifications

Table 14. Series OCT with Calibration at Device Power-Up Specifications for Intel MAX 10 Devices

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

| Description | V _{CCIO} (V) | Calibration Accuracy | Unit |
|--|-----------------------|----------------------|------|
| Series OCT with calibration at device power-up | 3.00 | ±12 | % |
| | 2.50 | ±12 | % |
| | 1.80 | ±12 | % |
| | 1.50 ±12 | | % |
| | 1.35 | ±12 | % |
| | 1.20 | ±12 | % |

OCT Variation after Calibration at Device Power-Up

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.

Use the following table and equation to determine the final OCT resistance considering the variations after calibration at device power-up.



Table 15. OCT Variation after Calibration at Device Power-Up for Intel MAX 10 Devices

This table lists the change percentage of the OCT resistance with voltage and temperature.

| Description | Nominal Voltage | dR/dT (%/°C) | dR/dV (%/mV) |
|--|-----------------|--------------|--------------|
| OCT variation after calibration at device power-up | 3.00 | 0.25 | -0.027 |
| | 2.50 | 0.245 | -0.04 |
| | 1.80 | 0.242 | -0.079 |
| | 1.50 | 0.235 | -0.125 |
| | 1.35 | 0.229 | -0.16 |
| | 1.20 | 0.197 | -0.208 |

Figure 1. Equation for OCT Resistance after Calibration at Device Power-Up

 $\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$ $\Delta R_T = (T_2 - T_1) \times dR/dT$ For $\Delta R_X < 0$; $MF_X = 1/(|\Delta R_X|/100 + 1)$ For $\Delta R_X > 0$; $MF_X = \Delta R_X/100 + 1$ $MF = MF_V \times MF_T$ $R_{final} = R_{initial} \times MF$

The definitions for equation are as follows:

- T₁ is the initial temperature.
- T₂ is the final temperature.
- MF is multiplication factor.
- R_{initial} is initial resistance.
- R_{final} is final resistance.



Table 17. Internal Weak Pull-Up Resistor for Intel MAX 10 Devices

| Symbol | Parameter | Condition | Min | Тур | Мах | Unit |
|--|---|----------------------------|-----|-----|-----|------|
| R_ _{PU} | Value of I/O pin (dedicated and dual-purpose) | $V_{CCIO} = 3.3 V \pm 5\%$ | 7 | 12 | 34 | kΩ |
| as well as user mode if the programmable pull-up | $V_{CCIO} = 3.0 V \pm 5\%$ | 8 | 13 | 37 | kΩ | |
| | resistor option is enabled | $V_{CCIO} = 2.5 V \pm 5\%$ | 10 | 15 | 46 | kΩ |
| | | $V_{CCIO} = 1.8 V \pm 5\%$ | 16 | 25 | 75 | kΩ |
| | $V_{CCIO} = 1.5 V \pm 5\%$ | 20 | 36 | 106 | kΩ | |
| | | $V_{CCIO} = 1.2 V \pm 5\%$ | 33 | 82 | 179 | kΩ |

Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

Hot-Socketing Specifications

Table 18. Hot-Socketing Specifications for Intel MAX 10 Devices

| Symbol | Parameter | Maximum | |
|------------------------|------------------------|----------------------|--|
| I _{IOPIN(DC)} | DC current per I/O pin | 300 µA | |
| I _{IOPIN(AC)} | AC current per I/O pin | 8 mA ⁽¹³⁾ | |

Hysteresis Specifications for Schmitt Trigger Input

Intel MAX 10 devices support Schmitt trigger input on all I/O pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

⁽¹³⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is I/O pin capacitance and dv/dt is the slew rate.



Core Performance Specifications

Clock Tree Specifications

Table 26. Clock Tree Specifications for Intel MAX 10 Devices

| Device | Performance | | | | | Unit |
|--------|-------------|----------|-----|-----|-----|------|
| | -16 | -A6, -C7 | -17 | -A7 | -C8 | |
| 10M02 | 450 | 416 | 416 | 382 | 402 | MHz |
| 10M04 | 450 | 416 | 416 | 382 | 402 | MHz |
| 10M08 | 450 | 416 | 416 | 382 | 402 | MHz |
| 10M16 | 450 | 416 | 416 | 382 | 402 | MHz |
| 10M25 | 450 | 416 | 416 | 382 | 402 | MHz |
| 10M40 | 450 | 416 | 416 | 382 | 402 | MHz |
| 10M50 | 450 | 416 | 416 | 382 | 402 | MHz |

PLL Specifications

Table 27. PLL Specifications for Intel MAX 10 Devices

 $V_{\text{CCD_PLL}}$ should always be connected to V_{CCINT} through decoupling capacitor and ferrite bead.

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|---------------------------------|--|-----------|-----|-----|-------|-----------|
| f _{IN} ⁽²⁸⁾ | Input clock frequency | _ | 5 | — | 472.5 | MHz |
| f _{INPFD} | Phase frequency detector (PFD) input frequency | — | 5 | — | 325 | MHz |
| | | | | | | continued |

⁽²⁸⁾ This parameter is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.



| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|------------------------|---|-----------|-----|---------------------|-----|-------------------|
| t _{PLL_PSERR} | Accuracy of PLL phase shift | — | — | — | ±50 | ps |
| t _{ARESET} | Minimum pulse width on areset signal. | _ | 10 | — | — | ns |
| t _{CONFIGPLL} | Time required to reconfigure scan chains for PLLs | _ | — | 3.5 ⁽³²⁾ | — | SCANCLK cycles |
| f _{SCANCLK} | scanclk frequency | _ | _ | _ | 100 | MHz |

Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

| Symbol | Parameter | Condition | Мах | Unit |
|---|--|-------------------------------|-----|------|
| t _{OUTJITTER_PERIOD_DEDCLK} (31) | Dedicated clock output period jitter | $F_{OUT} \ge 100 \text{ MHz}$ | 660 | ps |
| | | F _{OUT} < 100 MHz | 66 | mUI |
| t _{OUTJITTER_CCJ_DEDCLK} (31) | Dedicated clock output cycle-to-cycle jitter | $F_{OUT} \ge 100 \text{ MHz}$ | 660 | ps |
| | | F _{OUT} < 100 MHz | 66 | mUI |

Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices

| Symbol | Parameter | Condition | Мах | Unit |
|---|--|-------------------------------|-----|------|
| t _{OUTJITTER_PERIOD_DEDCLK} (31) | Dedicated clock output period jitter | $F_{OUT} \ge 100 \text{ MHz}$ | 300 | ps |
| | | F _{OUT} < 100 MHz | 30 | mUI |
| toutjitter_CCJ_DEDCLK (31) | Dedicated clock output cycle-to-cycle jitter | $F_{OUT} \ge 100 \text{ MHz}$ | 300 | ps |
| | | F _{OUT} < 100 MHz | 30 | mUI |

⁽³²⁾ With 100 MHz scanclk frequency.



Dual Supply Devices ADC Performance Specifications

Table 35. ADC Performance Specifications for Intel MAX 10 Dual Supply Devices

| | Parameter | Symbol | Condition | Min | Тур | Мах | Unit |
|--------------------------------------|----------------------------|----------------------|---|-------------------------------|------|----------------------|-----------|
| ADC resolution | | - | - | — | _ | 12 | bits |
| Analog supply voltage | | V _{CCA_ADC} | - | 2.375 | 2.5 | 2.625 | V |
| Digital supply voltage | | V _{CCINT} | - | 1.15 | 1.2 | 1.25 | V |
| External reference voltag | e | V _{REF} | - | V _{CCA_ADC} - 0.5 | _ | V _{CCA_ADC} | V |
| Sampling rate | | Fs | Accumulative sampling rate | — | _ | 1 | MSPS |
| Operating junction temperature range | | Тյ | - | -40 | 25 | 125 | °C |
| Analog input voltage | | V _{IN} | Prescalar disabled | 0 | _ | V _{REF} | V |
| | | | Prescalar enabled ⁽⁴²⁾ | 0 | _ | 3 | V |
| Analog supply current (D | C) | I _{ACC_ADC} | Average current | _ | 275 | 450 | μA |
| Digital supply current (DO | C) | I _{CCINT} | Average current | _ | 65 | 150 | μA |
| Input resistance | | R _{IN} | - | _ | (43) | _ | - |
| Input capacitance | | C _{IN} | - | _ | (43) | - | - |
| DC Accuracy | Offset error and drift | E _{offset} | Prescalar disabled | -0.2 | _ | 0.2 | %FS |
| | | | Prescalar enabled | -0.5 | _ | 0.5 | %FS |
| | Gain error and drift | Egain | Prescalar disabled | -0.5 | _ | 0.5 | %FS |
| | | | Prescalar enabled | -0.75 | _ | 0.75 | %FS |
| | Differential non linearity | | External V _{REF} , no missing code | -0.9 | _ | 0.9 | LSB |
| | • | • • | | | | • | continued |

⁽⁴²⁾ Prescalar function divides the analog input voltage by half. The analog input handles up to 3 V input for the Intel MAX 10 dual supply devices.

⁽⁴³⁾ Download the SPICE models for simulation.

Intel[®] MAX[®] 10 FPGA Device Datasheet





| Symbol | Parameter | Mode | -16, | , -A6, -C7 , | -17 | | -A7 | | | -C8 | | Unit |
|---------------------------------------|---|---------------------------------------|------|---------------------|-----|-----|-----|-----|-----|-----|-----|------|
| | | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | | ×4 | 40 | _ | 300 | 40 | - | 300 | 40 | - | 300 | Mbps |
| | | ×2 | 20 | _ | 300 | 20 | - | 300 | 20 | - | 300 | Mbps |
| | | ×1 | 10 | _ | 300 | 10 | _ | 300 | 10 | _ | 300 | Mbps |
| t _{DUTY} | Duty cycle on transmitter output clock | _ | 45 | - | 55 | 45 | - | 55 | 45 | - | 55 | % |
| TCCS ⁽⁵⁷⁾ | Transmitter channel- to-channel skew | - | _ | - | 300 | - | - | 300 | - | - | 300 | ps |
| t _{x Jitter} ⁽⁵⁸⁾ | Output jitter (high- speed I/O performance pin) | _ | _ | _ | 425 | - | _ | 425 | - | - | 425 | ps |
| | Output jitter (low- speed I/O performance pin) | _ | - | - | 470 | - | - | 470 | - | - | 470 | ps |
| t _{RISE} | Rise time | 20 - 80%, C _{LOAD} = 5 pF | _ | 500 | - | - | 500 | - | - | 500 | - | ps |
| t _{FALL} | Fall time | 20 - 80%, C _{LOAD} = 5 pF | _ | 500 | _ | - | 500 | - | - | 500 | - | ps |
| t _{lock} | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | - | _ | _ | 1 | _ | _ | 1 | _ | _ | 1 | ms |

 $^{^{(57)}}$ TCCS specifications apply to I/O banks from the same side only.

 $^{^{(58)}}$ TX jitter is the jitter induced from core noise and I/O switching noise.



True LVDS Transmitter Timing

Single Supply Devices True LVDS Transmitter Timing Specifications

Table 41. True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

True **LVDS** transmitter is only supported at the bottom I/O banks.

| Symbol | Parameter | Mode | | -C7, -I7 | | | -A7 | | | -C8 | | Unit |
|---------------------------------------|--|------|-----|----------|-------|-----|-----|-------|-----|-----|--------|------|
| | | | Min | Тур | Max | Min | Тур | Мах | Min | Тур | Max | |
| f _{HSCLK} | Input clock frequency | ×10 | 5 | - | 145 | 5 | - | 100 | 5 | _ | 100 | MHz |
| | | ×8 | 5 | - | 145 | 5 | - | 100 | 5 | _ | 100 | MHz |
| | | ×7 | 5 | _ | 145 | 5 | - | 100 | 5 | _ | 100 | MHz |
| | | ×4 | 5 | _ | 145 | 5 | - | 100 | 5 | _ | 100 | MHz |
| | | ×2 | 5 | _ | 145 | 5 | - | 100 | 5 | _ | 100 | MHz |
| | | ×1 | 5 | _ | 290 | 5 | - | 200 | 5 | _ | 200 | MHz |
| HSIODR | Data rate | ×10 | 100 | _ | 290 | 100 | - | 200 | 100 | _ | 200 | Mbps |
| | | ×8 | 80 | _ | 290 | 80 | - | 200 | 80 | _ | 200 | Mbps |
| | | ×7 | 70 | _ | 290 | 70 | - | 200 | 70 | _ | 200 | Mbps |
| | | ×4 | 40 | _ | 290 | 40 | - | 200 | 40 | _ | 200 | Mbps |
| | | ×2 | 20 | _ | 290 | 20 | - | 200 | 20 | _ | 200 | Mbps |
| | | ×1 | 10 | _ | 290 | 10 | - | 200 | 10 | _ | 200 | Mbps |
| t _{DUTY} | Duty cycle on transmitter output clock | _ | 45 | - | 55 | 45 | - | 55 | 45 | _ | 55 | % |
| TCCS ⁽⁶³⁾ | Transmitter channel- to-channel skew | _ | _ | _ | 300 | _ | _ | 300 | _ | _ | 300 | ps |
| t _{x Jitter} ⁽⁶⁴⁾ | Output jitter | _ | - | - | 1,000 | — | - | 1,000 | _ | — | 1,000 | ps |
| | continued | | | | | | | | | | tinued | |

⁽⁶³⁾ TCCS specifications apply to I/O banks from the same side only.

⁽⁶⁴⁾ TX jitter is the jitter induced from core noise and I/O switching noise.

Intel[®] MAX[®] 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



| Symbol | Parameter | Mode | -C7, -I7 | | -A7 | | | | | Unit | | |
|-------------------|---|---------------------------------------|----------|-----|-----|-----|-----|-----|-----|------|-----|----|
| | | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| t _{RISE} | Rise time | 20 – 80%, C _{LOAD} = 5 pF | - | 500 | - | - | 500 | - | - | 500 | - | ps |
| t _{FALL} | Fall time | 20 – 80%, C _{LOAD} = 5 pF | _ | 500 | - | - | 500 | _ | - | 500 | - | ps |
| tlock | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | _ | _ | _ | 1 | _ | _ | 1 | _ | _ | 1 | ms |

Dual Supply Devices True LVDS Transmitter Timing Specifications

Table 42. True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

| Symbol | Parameter | Mode | -16 | | -A | -A6, -C7, -I7 | | | -A7 | | | -C8 | | | |
|--------------------|-------------|------|-----|-----|-----|---------------|-----|-----|-----|-----|-----|-----|-----|-------|------|
| | | | Min | Тур | Мах | Min | Тур | Max | Min | Тур | Мах | Min | Тур | Мах | |
| f _{HSCLK} | Input clock | ×10 | 5 | _ | 360 | 5 | _ | 340 | 5 | _ | 310 | 5 | _ | 300 | MHz |
| | rrequency | ×8 | 5 | - | 360 | 5 | _ | 360 | 5 | - | 320 | 5 | _ | 320 | MHz |
| | | ×7 | 5 | - | 360 | 5 | - | 340 | 5 | - | 310 | 5 | _ | 300 | MHz |
| | | ×4 | 5 | - | 360 | 5 | - | 350 | 5 | - | 320 | 5 | _ | 320 | MHz |
| | | ×2 | 5 | - | 360 | 5 | - | 350 | 5 | - | 320 | 5 | - | 320 | MHz |
| | | ×1 | 5 | - | 360 | 5 | _ | 350 | 5 | - | 320 | 5 | _ | 320 | MHz |
| HSIODR | Data rate | ×10 | 100 | - | 720 | 100 | - | 680 | 100 | - | 620 | 100 | — | 600 | Mbps |
| | | ×8 | 80 | - | 720 | 80 | - | 720 | 80 | - | 640 | 80 | - | 640 | Mbps |
| | | ×7 | 70 | - | 720 | 70 | - | 680 | 70 | - | 620 | 70 | _ | 600 | Mbps |
| | | ×4 | 40 | - | 720 | 40 | - | 700 | 40 | - | 640 | 40 | - | 640 | Mbps |
| | | ×2 | 20 | _ | 720 | 20 | _ | 700 | 20 | _ | 640 | 20 | _ | 640 | Mbps |
| | | | | | | | | | | | | | | conti | nued |

True **LVDS** transmitter is only supported at the bottom I/O banks.



Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

Single Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications

Table 43. Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

Emulated LVDS_E_3R transmitters are supported at the output pin of all I/O banks.

| Symbol | Parameter | Mode | | -C7, -I7 | | | -A7 | | | Unit | | |
|--------------------|---|------|-----|----------|-------|-----|-----|-----|-----|------|-----|--------|
| | | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| f _{HSCLK} | Input clock frequency | ×10 | 5 | - | 142.5 | 5 | - | 100 | 5 | _ | 100 | MHz |
| | (high-speed 1/O performance pin) | ×8 | 5 | - | 142.5 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×7 | 5 | - | 142.5 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×4 | 5 | _ | 142.5 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×2 | 5 | _ | 142.5 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×1 | 5 | _ | 285 | 5 | _ | 200 | 5 | _ | 200 | MHz |
| HSIODR | Data rate (high-speed | ×10 | 100 | _ | 285 | 100 | _ | 200 | 100 | _ | 200 | Mbps |
| | 1/O performance pin) | ×8 | 80 | - | 285 | 80 | _ | 200 | 80 | _ | 200 | Mbps |
| | - | ×7 | 70 | _ | 285 | 70 | _ | 200 | 70 | _ | 200 | Mbps |
| | | ×4 | 40 | - | 285 | 40 | _ | 200 | 40 | _ | 200 | Mbps |
| | | ×2 | 20 | - | 285 | 20 | _ | 200 | 20 | _ | 200 | Mbps |
| | | ×1 | 10 | - | 285 | 10 | _ | 200 | 10 | _ | 200 | Mbps |
| f _{HSCLK} | Input clock frequency | ×10 | 5 | - | 100 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | (low-speed I/O performance pin) | ×8 | 5 | _ | 100 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×7 | 5 | _ | 100 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×4 | 5 | _ | 100 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×2 | 5 | _ | 100 | 5 | _ | 100 | 5 | _ | 100 | MHz |
| | | ×1 | 5 | _ | 200 | 5 | _ | 200 | 5 | _ | 200 | MHz |
| HSIODR | Data rate (low-speed I/O performance pin) | ×10 | 100 | - | 200 | 100 | _ | 200 | 100 | _ | 200 | Mbps |
| | | | , | | • | | | | | | con | tinued |



Intel[®] MAX[®] 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29

| Symbol | Parameter | Mode | -C7, -I7 | | | -A7 | | | | Unit | | |
|---------------------------------------|---|---------------------------------------|----------|-----|-------|-----|-----|-------|-----|------|-------|------|
| | | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| | | ×8 | 80 | - | 200 | 80 | - | 200 | 80 | - | 200 | Mbps |
| | | ×7 | 70 | - | 200 | 70 | - | 200 | 70 | - | 200 | Mbps |
| | | ×4 | 40 | - | 200 | 40 | - | 200 | 40 | - | 200 | Mbps |
| | | ×2 | 20 | - | 200 | 20 | - | 200 | 20 | - | 200 | Mbps |
| | | ×1 | 10 | - | 200 | 10 | - | 200 | 10 | - | 200 | Mbps |
| t _{DUTY} | Duty cycle on transmitter output clock | - | 45 | - | 55 | 45 | _ | 55 | 45 | _ | 55 | % |
| TCCS ⁽⁶⁷⁾ | Transmitter channel- to-channel skew | _ | - | - | 300 | - | - | 300 | - | _ | 300 | ps |
| t _{x Jitter} ⁽⁶⁸⁾ | Output jitter | - | _ | - | 1,000 | - | - | 1,000 | - | - | 1,000 | ps |
| t _{RISE} | Rise time | 20 - 80%, C _{LOAD} = 5 pF | - | 500 | - | - | 500 | - | - | 500 | - | ps |
| t _{FALL} | Fall time | 20 - 80%, C _{LOAD} = 5 pF | _ | 500 | - | - | 500 | - | - | 500 | - | ps |
| t _{LOCK} | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | _ | _ | _ | 1 | _ | _ | 1 | _ | _ | 1 | ms |

 $^{(67)}$ TCCS specifications apply to I/O banks from the same side only.

⁽⁶⁸⁾ TX jitter is the jitter induced from core noise and I/O switching noise.



LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

Single Supply Devices LVDS Receiver Timing Specifications

Table 45. LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices

LVDS receivers are supported at all banks.

| Symbol | Parameter | Mode | -C7, -I7 | | -4 | 47 | -0 | Unit | |
|--------------------|---|------|----------|-----|-----|-----|-----|------|----------|
| | | | Min | Мах | Min | Max | Min | Max | |
| f _{HSCLK} | Input clock frequency (high- | ×10 | 5 | 145 | 5 | 100 | 5 | 100 | MHz |
| | speed 1/0 performance pin) | ×8 | 5 | 145 | 5 | 100 | 5 | 100 | MHz |
| | | ×7 | 5 | 145 | 5 | 100 | 5 | 100 | MHz |
| | | ×4 | 5 | 145 | 5 | 100 | 5 | 100 | MHz |
| | | ×2 | 5 | 145 | 5 | 100 | 5 | 100 | MHz |
| | | ×1 | 5 | 290 | 5 | 200 | 5 | 200 | MHz |
| HSIODR | Data rate (high-speed I/O | ×10 | 100 | 290 | 100 | 200 | 100 | 200 | Mbps |
| | performance pin) | ×8 | 80 | 290 | 80 | 200 | 80 | 200 | Mbps |
| | | ×7 | 70 | 290 | 70 | 200 | 70 | 200 | Mbps |
| | | ×4 | 40 | 290 | 40 | 200 | 40 | 200 | Mbps |
| | | ×2 | 20 | 290 | 20 | 200 | 20 | 200 | Mbps |
| | | ×1 | 10 | 290 | 10 | 200 | 10 | 200 | Mbps |
| f _{HSCLK} | Input clock frequency (low- | ×10 | 5 | 100 | 5 | 100 | 5 | 100 | MHz |
| | speed 1/O performance pin) | ×8 | 5 | 100 | 5 | 100 | 5 | 100 | MHz |
| | | ×7 | 5 | 100 | 5 | 100 | 5 | 100 | MHz |
| | | ×4 | 5 | 100 | 5 | 100 | 5 | 100 | MHz |
| | | ×2 | 5 | 100 | 5 | 100 | 5 | 100 | MHz |
| | | ×1 | 5 | 200 | 5 | 200 | 5 | 200 | MHz |
| HSIODR | Data rate (low-speed I/O performance pin) | ×10 | 100 | 200 | 100 | 200 | 100 | 200 | Mbps |
| | | | | • | • | • | | Ċ | ontinued |

Intel[®] MAX[®] 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



| Symbol | Parameter | Mode | -I6, -A6, -C7, -I7 | | -A7 | | -C8 | | Unit |
|--------------------|---|------|--------------------|-----|-----|-----|-----|-----|-----------|
| | | | Min | Мах | Min | Max | Min | Max | |
| | | ×2 | 5 | 360 | 5 | 320 | 5 | 320 | MHz |
| | | ×1 | 5 | 360 | 5 | 320 | 5 | 320 | MHz |
| HSIODR | Data rate (high-speed I/O performance pin) | ×10 | 100 | 700 | 100 | 640 | 100 | 640 | Mbps |
| | | ×8 | 80 | 720 | 80 | 640 | 80 | 640 | Mbps |
| | | ×7 | 70 | 700 | 70 | 640 | 70 | 640 | Mbps |
| | | ×4 | 40 | 720 | 40 | 640 | 40 | 640 | Mbps |
| | | ×2 | 20 | 720 | 20 | 640 | 20 | 640 | Mbps |
| | | ×1 | 10 | 360 | 10 | 320 | 10 | 320 | Mbps |
| f _{HSCLK} | Input clock frequency (low- speed I/O performance pin) | ×10 | 5 | 150 | 5 | 150 | 5 | 150 | MHz |
| | | ×8 | 5 | 150 | 5 | 150 | 5 | 150 | MHz |
| | | ×7 | 5 | 150 | 5 | 150 | 5 | 150 | MHz |
| | | ×4 | 5 | 150 | 5 | 150 | 5 | 150 | MHz |
| | | ×2 | 5 | 150 | 5 | 150 | 5 | 150 | MHz |
| | | ×1 | 5 | 300 | 5 | 300 | 5 | 300 | MHz |
| HSIODR | Data rate (low-speed I/O performance pin) | ×10 | 100 | 300 | 100 | 300 | 100 | 300 | Mbps |
| | | ×8 | 80 | 300 | 80 | 300 | 80 | 300 | Mbps |
| | | ×7 | 70 | 300 | 70 | 300 | 70 | 300 | Mbps |
| | | ×4 | 40 | 300 | 40 | 300 | 40 | 300 | Mbps |
| | | ×2 | 20 | 300 | 20 | 300 | 20 | 300 | Mbps |
| | | ×1 | 10 | 300 | 10 | 300 | 10 | 300 | Mbps |
| SW | Sampling window (high- speed I/O performance pin) | _ | _ | 510 | - | 510 | _ | 510 | ps |
| | | | | | | | | | continued |



| Symbol | Parameter | Mode | -I6, -A6, -C7, -I7 | | -A7 | | -C8 | | Unit |
|---------------------------------------|--|------|--------------------|-----|-----|-----|-----|-----|------|
| | | | Min | Max | Min | Max | Min | Max | |
| | Sampling window (low- speed I/O performance pin) | _ | - | 910 | _ | 910 | _ | 910 | ps |
| t _{x Jitter} ⁽⁷²⁾ | Input jitter | - | - | 500 | _ | 500 | - | 500 | ps |
| t _{LOCK} | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | _ | _ | 1 | _ | 1 | _ | 1 | ms |

Memory Standards Supported by the Soft Memory Controller

Table 47. Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices

Contact your local sales representatives for access to the -I6 or -A6 speed grade devices in the Intel Quartus Prime software.

| External Memory Interface Standard | Rate Support | Speed Grade | Voltage (V) | Max Frequency (MHz) |
|---------------------------------------|--------------|-------------|-------------|---------------------|
| DDR3 SDRAM | Half | -I6 | 1.5 | 303 |
| DDR3L SDRAM | Half | -I6 | 1.35 | 303 |
| DDR2 SDRAM | Half | -I6 | 1.8 | 200 |
| | | -I7 and -C7 | | 167 |
| LPDDR2 ⁽⁷³⁾ | Half | -I6 | 1.2 | 200 ⁽⁷⁴⁾ |

Related Information

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

⁽⁷²⁾ TX jitter is the jitter induced from core noise and I/O switching noise.

⁽⁷³⁾ Intel MAX 10 devices support only single-die LPDDR2.

⁽⁷⁴⁾ To achieve the specified performance, constrain the memory device I/O and core power supply variation to within ±3%. By default, the frequency is 167 MHz.



| Date | Version | Changes |
|----------|------------|---|
| May 2015 | 2015.05.04 | Updated a note to V_{CCIO} for both single supply and dual supply power supplies recommended operating conditions tables. Note updated: V_{CCIO} for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities. |
| | | Updated Example for OCT Resistance Calculation after Calibration at Device Power-Up. |
| | | Removed a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table. BLVDS is now supported in Intel MAX 10 single supply devices. Note removed: BLVDS TX is not supported in single supply devices. |
| | | Updated ADC Performance Specifications for both single supply and dual supply devices. |
| | | – Changed the symbol for Operating junction temperature range parameter from T_A to T_J . |
| | | Edited sampling rate maximum value from 1000 kSPS to 1 MSPS. |
| | | Added a note to analog input voltage parameter. |
| | | - Removed input frequency, f _{IN} specification. |
| | | Updated the condition for DNL specification: External V_{REF}, no missing code. Added DNL specification for condition: Internal V_{REF}, no missing code. |
| | | Added notes to AC accuracy specifications that the value with prescalar enabled is 6dB less than the specification. |
| | | Added a note to On-Chip Temperature Sensor (absolute accuracy) parameter about the averaging calculation. |
| | | Updated ADC Performance Specifications for Intel MAX 10 Single Supply Devices table. |
| | | Added condition for On-Chip Temperature Sensor (absolute accuracy) parameter: with 64 samples averaging. |
| | | Updated ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. |
| | | Updated Digital Supply Voltage minimum value from 1.14 V to 1.15 V and maximum value from 1.26 V to 1.25 V. |
| | | Updated f_{HSCLK} and HSIODR specifications for –A7 speed grade in the following tables: |
| | | True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices |
| | | True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices |
| | | True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices |
| | | True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices |
| | | True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices |
| | | Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices |
| | | Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices |
| | | LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices |
| | | LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices |
| | • | continued |

Intel[®] MAX[®] 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



| Date | Version | Changes |
|---------------|------------|--|
| | | Updated TCCS specifications in the following tables: True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True PDDS and Emulated PDDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True PDDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True RNI-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timi |
| January 2015 | 2015.01.23 | Removed a note to V_{CCA} in Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices table. This note is not valid: All V_{CCA} pins must be connected together for EQFP package. Corrected the maximum value for t_{OUTJITTER_CCJ_IO} (F_{OUT} ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel MAX 10 Devices table. |
| December 2014 | 2014.12.15 | Restructured Programming/Erasure Specifications for Intel MAX 10 Devices table to add temperature specifications that affect the data retention duration. Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A. Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. |
| | | continued |



| Date | Version | Changes |
|----------------|------------|---|
| | | Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows: |
| | | - VIL(AC) Max: Updated from V _{REF} - 0.35 to V _{REF} - 0.31 |
| | | $-$ VIH(AC) Min: Opdated from $v_{REF} + 0.31$ |
| | | Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS IX is not supported in single supply devices. |
| | | Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices. |
| | | Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices. |
| | | Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide. |
| | | Added UFM specifications for serial interface. |
| | | Updated total harmonic distortion (THD) specifications as follows: |
| | | — Single supply devices: Updated from 65 dB to -65 dB |
| | | - Dual supply devices: Updated from 70 dB to -70 dB (updated from 65 dB to -65 dB for dual function pin) |
| | | • Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging. |
| | | Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design. |
| | | Updated HSIODR and f_{HSCLK} specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices. |
| | | Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades. |
| | | Added t_{RU_nCONFIG} and t_{RU_nRSTIMER} specifications for different devices in Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices table. |
| | | Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion. |
| | | Added IOE programmable delay specifications. |
| September 2014 | 2014.09.22 | Initial release. |