Intel - 10M16SCU169I7G Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1000
Number of Logic Elements/Cells	16000
Total RAM Bits	562176
Number of I/O	130
Number of Gates	-
Voltage - Supply	2.85V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	169-LFBGA
Supplier Device Package	169-UBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10m16scu169i7g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Intel[®] MAX[®] 10 FPGA Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel $MAX^{(R)}$ 10 devices.

Table 1. Intel MAX 10 Device Grades and Speed Grades Supported

Device Grade	Speed Grade Supported
Commercial	 -C7 -C8 (slowest)
Industrial	 -I6 (fastest) -I7
Automotive	 -A6 -A7

Note: The –I6 and –A6 speed grades of the Intel MAX 10 FPGA devices are not available by default in the Intel Quartus[®] Prime software. Contact your local Intel sales representatives for support.

Related Information

Device Ordering Information, Intel MAX 10 FPGA Device Overview Provides more information about the densities and packages of devices in the Intel MAX 10.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Intel MAX 10 devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered

*Other names and brands may be claimed as the property of others.



Symbol	Symbol Parameter		Мах	Unit
V _{CCD_PLL}	Supply voltage for PLL regulator (digital)	-0.5	1.63	V
V _{CCA_ADC}	Supply voltage for ADC analog block	-0.5	3.41	V
V _{CCINT}	Supply voltage for ADC digital block	-0.5	1.63	V

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices

Symbol Parameter		Min	Мах	Unit
VI	DC input voltage	-0.5	4.12	V
I _{OUT}	DC output current per pin	-25	25	mA
T _{STG}	Storage temperature	-65	150	°C
Тյ	Operating junction temperature	-40	125	°C

Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for $\sim 11.7\%$ over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices

Condition (V)	Overshoot Duration as % of High Time	Unit
4.12	100.0	%
4.17	11.7	%
4.22	7.1	%
4.27	4.3	%
	-	continued



Table 15. OCT Variation after Calibration at Device Power-Up for Intel MAX 10 Devices

This table lists the change percentage of the OCT resistance with voltage and temperature.

Description	Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
OCT variation after calibration at device power-up	3.00	0.25	-0.027
	2.50	0.245	-0.04
	1.80	0.242	-0.079
	1.50	0.235	-0.125
	1.35	0.229	-0.16
	1.20	0.197	-0.208

Figure 1. Equation for OCT Resistance after Calibration at Device Power-Up

 $\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$ $\Delta R_T = (T_2 - T_1) \times dR/dT$ For $\Delta R_X < 0$; $MF_X = 1/(|\Delta R_X|/100 + 1)$ For $\Delta R_X > 0$; $MF_X = \Delta R_X/100 + 1$ $MF = MF_V \times MF_T$ $R_{final} = R_{initial} \times MF$

The definitions for equation are as follows:

- T₁ is the initial temperature.
- T₂ is the final temperature.
- MF is multiplication factor.
- R_{initial} is initial resistance.
- R_{final} is final resistance.

Intel[®] MAX[®] 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{VCO} ⁽²⁹⁾	PLL internal voltage-controlled oscillator (VCO) operating range	-	600	_	1300	MHz
f _{INDUTY}	Input clock duty cycle	-	40	_	60	%
t _{INJITTER_CCJ} (30)	Input clock cycle-to-cycle jitter	$F_{INPFD} \ge 100 \text{ MHz}$	_	_	0.15	UI
		$F_{INPFD} < 100 \text{ MHz}$	_	_	±750	ps
f _{OUT_EXT} ⁽²⁸⁾	PLL output frequency for external clock output	-	_	-	472.5	MHz
f _{OUT}	PLL output frequency to global clock	-6 speed grade	_	_	472.5	MHz
		-7 speed grade	_	_	450	MHz
		-8 speed grade	_	-	402.5	MHz
toutduty	Duty cycle for external clock output	Duty cycle set to 50%	45	50	55	%
t _{LOCK}	Time required to lock from end of device configuration	-	_	_	1	ms
t _{DLOCK}	Time required to lock dynamically	After switchover, reconfiguring any non-post-scale counters or delays, or when areset is deasserted	_	_	1	ms
t _{OUTJITTER_PERIOD_IO}	Regular I/O period jitter	$F_{OUT} \ge 100 \text{ MHz}$	_	-	650	ps
(31)		F _{OUT} < 100 MHz	_	_	75	mUI
t _{OUTJITTER_CCJ_IO} ⁽³¹⁾	Regular I/O cycle-to-cycle jitter	F _{OUT} ≥ 100 MHz	_	_	650	ps
		F _{OUT} < 100 MHz	_	_	75	mUI
				1		continued

⁽²⁹⁾ The VCO frequency reported by the Intel Quartus Prime software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

⁽³⁰⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps.

⁽³¹⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{PLL_PSERR}	Accuracy of PLL phase shift	—	—	—	±50	ps
t _{ARESET}	Minimum pulse width on areset signal.	—	10	—	—	ns
t _{CONFIGPLL}	Time required to reconfigure scan chains for PLLs	_	_	3.5 ⁽³²⁾	_	SCANCLK cycles
f _{SCANCLK}	scanclk frequency	_	_	_	100	MHz

Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

Symbol	Parameter	Condition	Мах	Unit
t _{OUTJITTER_PERIOD_DEDCLK} (31)	Dedicated clock output period jitter	$F_{OUT} \ge 100 \text{ MHz}$	660	ps
		F _{OUT} < 100 MHz	66	mUI
t _{OUTJITTER_CCJ_DEDCLK} (31)	Dedicated clock output cycle-to-cycle jitter	$F_{OUT} \ge 100 \text{ MHz}$	660	ps
		F _{OUT} < 100 MHz	66	mUI

Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Мах	Unit
t _{OUTJITTER_PERIOD_DEDCLK} (31)	Dedicated clock output period jitter	$F_{OUT} \ge 100 \text{ MHz}$	300	ps
		F _{OUT} < 100 MHz	30	mUI
toutjitter_CCJ_DEDCLK (31)	Dedicated clock output cycle-to-cycle jitter	F _{OUT} ≥ 100 MHz	300	ps
		F _{OUT} < 100 MHz	30	mUI

⁽³²⁾ With 100 MHz scanclk frequency.



Internal Oscillator Specifications

Table 32. Internal Oscillator Frequencies for Intel MAX 10 Devices

You can access to the internal oscillator frequencies in this table. The duty cycle of internal oscillator is approximately 45%–55%.

Device		Unit		
	Minimum	Typical	Maximum	
10M02	55	82	116	MHz
10M04				
10M08				
10M16				
10M25				
10M40	35	52	77	MHz
10M50				

UFM Performance Specifications

Table 33. UFM Performance Specifications for Intel MAX 10 Devices

Block	Mode	Interface	Device	Frequency		Unit
				Minimum	Maximum	
UFM	Avalon [®] -MM slave	Parallel (33)	10M02 ⁽³⁴⁾	3.43	7.25	MHz
			10M04, 10M08, 10M16, 10M25, 10M40, 10M50	5	116	MHz
		Serial ⁽³⁴⁾	10M02, 10M04, 10M08, 10M16, 10M25	3.43	7.25	MHz
			10M40, 10M50	2.18	4.81	MHz

⁽³³⁾ Clock source is derived from user, except for 10M02 device.

 $^{^{(34)}}$ Clock source is derived from 1/16 of the frequency of the internal oscillator.



	Parameter	Symbol	Condition	Min	Тур	Мах	Unit
	Integral non linearity	INL	-	-2	-	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	-65 ⁽³⁷⁾	-	-	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	54 ⁽³⁸⁾	-	-	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	53 ⁽³⁹⁾	_	-	dB
On-Chip Temperature	Temperature sampling rate	T _S	-	_	-	50	kSPS
Sensor	Absolute accuracy	-	-40 to 125°C, with 64 samples averaging (40)	_	_	±10	°C
Conversion Rate (41)	Conversion time	-	Single measurement	_	-	1	Cycle
			Continuous measurement	_	-	1	Cycle
			Temperature measurement	_	_	1	Cycle

Related Information

SPICE Models for Intel FPGAs

⁽⁴¹⁾ For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.

 $^{^{(37)}}$ THD with prescalar enabled is 6dB less than the specification.

 $^{^{(38)}}$ SNR with prescalar enabled is 6dB less than the specification.

⁽³⁹⁾ SINAD with prescalar enabled is 6dB less than the specification.

⁽⁴⁰⁾ For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



Dual Supply Devices ADC Performance Specifications

Table 35. ADC Performance Specifications for Intel MAX 10 Dual Supply Devices

	Parameter	Symbol	Condition	Min	Тур	Мах	Unit
ADC resolution		_	_	_	_	12	bits
Analog supply voltage	2	V _{CCA_ADC}	-	2.375	2.5	2.625	V
Digital supply voltage	2	V _{CCINT}	-	1.15	1.2	1.25	V
External reference vo	ltage	V _{REF}	-	V _{CCA_ADC} - 0.5	_	V _{CCA_ADC}	V
Sampling rate		Fs	Accumulative sampling rate	_	_	1	MSPS
Operating junction te	mperature range	Tj	_	-40	25	125	°C
Analog input voltage		V _{IN}	Prescalar disabled	0	_	V _{REF}	V
			Prescalar enabled ⁽⁴²⁾	0	_	3	V
Analog supply current	t (DC)	I _{ACC_ADC}	Average current	_	275	450	μA
Digital supply current	: (DC)	I _{CCINT}	Average current	_	65	150	μA
Input resistance		R _{IN}	_	_	(43)	-	-
Input capacitance		C _{IN}	_	_	(43)	-	-
DC Accuracy	Offset error and drift	E _{offset}	Prescalar disabled	-0.2	_	0.2	%FS
			Prescalar enabled	-0.5	_	0.5	%FS
	Gain error and drift	Egain	Prescalar disabled	-0.5	_	0.5	%FS
			Prescalar enabled	-0.75	_	0.75	%FS
	Differential non linearity	DNL	External V _{REF} , no missing code	-0.9	_	0.9	LSB
	1	1				1	continued.

⁽⁴²⁾ Prescalar function divides the analog input voltage by half. The analog input handles up to 3 V input for the Intel MAX 10 dual supply devices.

⁽⁴³⁾ Download the SPICE models for simulation.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
			Internal V _{REF} , no missing code	-1	_	1.7	LSB
	Integral non linearity	INL	-	-2	_	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	-70 ⁽⁴⁴⁾⁽⁴⁵⁾ (46)	_	-	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	62 (47)(48)(46)	_	-	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	61.5 ⁽⁴⁹⁾ (50)(46)	_	-	dB
On-Chip Temperature	Temperature sampling rate	T _S	-	-	_	50	kSPS
Sensor	Absolute accuracy	-	-40 to 125°C, with 64 samples averaging	_	_	±5	°C
	•		•			•	continued

- $^{(44)}$ Total harmonic distortion is -65 dB for dual function pin.
- ⁽⁴⁵⁾ THD with prescalar enabled is 6dB less than the specification.
- ⁽⁴⁶⁾ When using internal V_{REF} , THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.
- ⁽⁴⁷⁾ Signal-to-noise ratio is 54 dB for dual function pin.
- $^{(48)}$ SNR with prescalar enabled is 6dB less than the specification.
- ⁽⁴⁹⁾ Signal-to-noise and distortion is 53 dB for dual function pin.
- ⁽⁵⁰⁾ SINAD with prescalar enabled is 6dB less than the specification.
- ⁽⁵¹⁾ For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core and Modular Dual ADC Core IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
Conversion Rate (52)	nversion Rate ⁽⁵²⁾ Conversion time		Single measurement	_	—	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	_	_	1	Cycle

Related Information

SPICE Models for Intel FPGAs

Periphery Performance Specifications

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

For more information about the high-speed and low-speed I/O performance pins, refer to the respective device pin-out files.

Related Information

Documentation: Pin-Out Files for Intel FPGAs

⁽⁵²⁾ For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.

Intel[®] MAX[®] 10 FPGA Device Datasheet





Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Мах	
		×4	40	-	300	40	-	300	40	-	300	Mbps
		×2	20	-	300	20	-	300	20	-	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	-	45	-	55	45	-	55	45	-	55	%
TCCS ⁽⁵³⁾	Transmitter channel- to-channel skew	-	_	-	300	_	-	300	_	-	300	ps
t _{x Jitter} ⁽⁵⁴⁾	Output jitter (high- speed I/O performance pin)	-	_	-	425	_	-	425	_	-	425	ps
	Output jitter (low- speed I/O performance pin)	-	_	-	470	_	-	470	_	-	470	ps
t _{RISE}	Rise time	20 – 80%, C _{LOAD} = 5 pF	_	500	-	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $^{^{\}rm (53)}$ TCCS specifications apply to I/O banks from the same side only.

 $^{^{(54)}}$ TX jitter is the jitter induced from core noise and I/O switching noise.



True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

Single Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

Table 37. True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

True RSDS transmitter is only supported at bottom I/O banks. Emulated RSDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	, -17		-A7			- C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	1
f _{HSCLK}	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(high-speed I/O performance pin)	×8	5	_	50	5	-	50	5	-	50	MHz
		×7	5	-	50	5	-	50	5	-	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	-	50	5	-	50	5	-	50	MHz
		×1	5	_	100	5	-	100	5	-	100	MHz
HSIODR	Data rate (high-speed	×10	100	-	100	100	-	100	100	-	100	Mbps
	I/O performance pin)	×8	80	_	100	80	-	100	80	-	100	Mbps
		×7	70	-	100	70	-	100	70	-	100	Mbps
		×4	40	_	100	40	-	100	40	-	100	Mbps
		×2	20	_	100	20	-	100	20	-	100	Mbps
		×1	10	-	100	10	-	100	10	-	100	Mbps
f _{HSCLK}	Input clock frequency	×10	5	-	50	5	-	50	5	-	50	MHz
	(low-speed I/O performance pin)	×8	5	-	50	5	-	50	5	-	50	MHz
		×7	5	_	50	5	-	50	5	-	50	MHz
		×4	5	_	50	5	-	50	5	-	50	MHz
		×2	5	_	50	5	-	50	5	-	50	MHz
		×1	5	_	100	5	-	100	5	-	100	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	-	100	100	-	100	100	-	100	Mbps
	1										сог	ntinued

Intel[®] MAX[®] 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×7	70	_	300	70	_	300	70	_	300	Mbps
		×4	40	_	300	40	-	300	40	_	300	Mbps
		×2	20	—	300	20	—	300	20	—	300	Mbps
		×1	10	_	300	10	-	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁽⁶¹⁾	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} ⁽⁶²⁾	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	—	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	-	_	500	-	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	-	_	500	-	_	500	_	ps
t _{lock}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $^{^{\}rm (61)}$ TCCS specifications apply to I/O banks from the same side only.

 $^{^{\}rm (62)}$ TX jitter is the jitter induced from core noise and I/O switching noise.



Intel[®] MAX[®] 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29

Symbol	Parameter	Mode		-16		-A	6, -C7, -	17		-A7			-C8		Unit
			Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Max	
		×1	10	-	360	10	_	350	10	_	320	10	_	320	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	-	45	-	55	45	_	55	45	-	55	45	_	55	%
TCCS ⁽⁶⁵⁾	Transmitter channel-to- channel skew	-	_	-	300	_	_	300	-	-	300	-	_	300	ps
t _x _{Jitter} (66)	Output jitter	-	-	-	380	_	_	380	-	-	380	-	_	380	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	-	500	-	_	500	-	-	500	-	-	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	-	500	-	-	500	_	-	500	_	-	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	_	_	1	ms

 $^{^{(65)}}$ TCCS specifications apply to I/O banks from the same side only.

⁽⁶⁶⁾ TX jitter is the jitter induced from core noise and I/O switching noise.



LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

Single Supply Devices LVDS Receiver Timing Specifications

Table 45. LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices

LVDS receivers are supported at all banks.

Symbol	Parameter	Mode	-C7	, -17		47	-0	C8	Unit
			Min	Max	Min	Max	Min	Мах	
f _{HSCLK}	Input clock frequency (high-	×10	5	145	5	100	5	100	MHz
	speed I/O performance pin)	×8	5	145	5	100	5	100	MHz
		×7	5	145	5	100	5	100	MHz
		×4	5	145	5	100	5	100	MHz
		×2	5	145	5	100	5	100	MHz
		×1	5	290	5	200	5	200	MHz
HSIODR	Data rate (high-speed I/O	×10	100	290	100	200	100	200	Mbps
	performance pin)	×8	80	290	80	200	80	200	Mbps
		×7	70	290	70	200	70	200	Mbps
		×4	40	290	40	200	40	200	Mbps
		×2	20	290	20	200	20	200	Mbps
		×1	10	290	10	200	10	200	Mbps
f _{HSCLK}	Input clock frequency (low-	×10	5	100	5	100	5	100	MHz
	speed I/O performance pin)	×8	5	100	5	100	5	100	MHz
		×7	5	100	5	100	5	100	MHz
		×4	5	100	5	100	5	100	MHz
		×2	5	100	5	100	5	100	MHz
		×1	5	200	5	200	5	200	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	200	100	200	100	200	Mbps
	·		·	•	•	•	•		continued



Table 54. Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)

Compression ratio depends on design complexity. The minimum value is based on the best case (25% of original .rbf sizes) and the maximum value is based on the typical case (70% of original .rbf sizes).

Device		Internal Configu	ration Time (ms)				
		Unencrypted	crypted/Encrypted				
	Without Memo	ory Initialization	With Memory	Initialization			
	Min	Max	Min	Мах			
10M02	0.3	5.2	-	-			
10M04	0.6	10.7	1.0	13.9			
10M08	0.6	10.7	1.0	13.9			
10M16	1.1	17.9	1.4	22.3			
10M25	1.1	26.9	1.4	32.2			
10M40	2.6	66.1	3.2	82.2			
10M50	2.6	66.1	3.2	82.2			

Internal Configuration Timing Parameter

Table 55. Internal Configuration Timing Parameter for Intel MAX 10 Devices

Symbol	Parameter	Device	Minimum	Maximum	Unit
t _{CD2UM}	CONF_DONE high to	10M02, 10M04, 10M08, 10M16, 10M25	182.8	385.5	μs
	user mode	10M40, 10M50	275.3	605.7	μs

I/O Timing

The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specific device and design after you complete place-and-route.



Programmable IOE Delay for Column Pins

Table 58. IOE Programmable Delay on Column Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.

Parameter	Paths Affected	Number of	Minimum			Ma	aximum Offs	et			Unit
		Settings	Offset	Fast C	orner			Slow Corner			
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.81	0.868	1.823	1.802	1.864	1.862	1.912	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.914	0.981	2.06	2.032	2.101	2.102	2.161	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.435	0.466	0.971	0.97	1.013	1.001	1.028	ns

The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Intel Quartus Prime software.



Date	Version	Changes
January 2016	2016.01.22	Added description about automotive temperature devices in the Programming/Erasure Specifications table.
		Changed the pin capacitance to maximum values.
		Updated maximum TCCS specifications from 410 ps to 300 ps in the following tables:
		 True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		
		 True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices
		 True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices
		- Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		Added new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices.
		 Updated maximum f_{HSCLK} and HSIODR specifications for –A6, –C7, and –I7 speed grades in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices table.
		Updated SW specifications in the following tables:
		 LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices
		- LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
		 Updated maximum f_{HSCLK} and HSIODR (high-speed I/O performance pin) specifications for -I6, -A6, -C7, -I7 speed grades in LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices table.
		Removed Internal Configuration Time information in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table.
		Added Internal Configuration Time tables for uncompressed .rbf files and compressed .rbf files.
		Removed Preliminary tags for all tables.
November 2015	2015.11.02	Added description to Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame topic.
		Added ADC_VREF Pin Leakage Current for Intel MAX 10 Devices table.
		• Updated the condition for "Bus-hold high, sustaining current" parameter from " $V_{IN} < V_{IL}$ (minimum)" to " $V_{IN} < V_{IH}$ (minimum)" in Bus Hold Parameters table.
		continued

Intel[®] MAX[®] 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



Image: State of the second	Date	Version	Changes
table. This note is not valid: All V _{CCA} pins must be connected together for EQFP package.Corrected the maximum value for t _{OUTJITTER_CCJ_IO} (F _{OUT} ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel MAX 10 Devices table.December 20142014.12.15Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.			 True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Updated tx jitter specifications in the following tables: True PPDS and Emulated RDDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True RDDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
 affect the data retention duration. Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A. Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. 	January 2015	2015.01.23	table. This note is not valid: All V _{CCA} pins must be connected together for EQFP package. • Corrected the maximum value for $t_{OUT \text{JITTER}_CCJ_IO}$ (F _{OUT} ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel
	December 2014	2014.12.15	 affect the data retention duration. Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A. Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



Date	Version	Changes
		Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows:
		- VIL(AC) Max: Updated from V _{REF} $-$ 0.35 to V _{REF} $-$ 0.31
		- VIH(AC) Min: Updated from V _{REF} + 0.35 to V _{REF} + 0.31
		 Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS TX is not supported in single supply devices.
		Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices.
		 Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices.
		Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide.
		Added UFM specifications for serial interface.
		Updated total harmonic distortion (THD) specifications as follows:
		 — Single supply devices: Updated from 65 dB to -65 dB
		 Dual supply devices: Updated from 70 dB to -70 dB (updated from 65 dB to -65 dB for dual function pin)
		• Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging.
		• Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		 Updated HSIODR and f_{HSCLK} specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices.
		 Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades.
		 Added t_{RU_nCONFIG} and t_{RU_nRSTIMER} specifications for different devices in Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices table.
		Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion.
		Added IOE programmable delay specifications.
September 2014	2014.09.22	Initial release.