
# Intel - 10M40DAF256I7G Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 2500  |
| Number of Logic Elements/Cells | 40000   |
| Total RAM Bits                 | 1290240   |
| Number of I/O                  | 178   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.15V ~ 1.25V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 256-LBGA  |
| Supplier Device Package        | 256-FBGA (17x17)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10m40daf256i7g |
|                                |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel  $MAX^{(R)}$  10 devices.

#### Table 1. Intel MAX 10 Device Grades and Speed Grades Supported

| Device Grade | Speed Grade Supported                          |
|--------------|--|
| Commercial   | <ul> <li>-C7</li> <li>-C8 (slowest)</li> </ul> |
| Industrial   | <ul> <li>-I6 (fastest)</li> <li>-I7</li> </ul> |
| Automotive   | <ul> <li>-A6</li> <li>-A7</li> </ul>           |

*Note:* The –I6 and –A6 speed grades of the Intel MAX 10 FPGA devices are not available by default in the Intel Quartus<sup>®</sup> Prime software. Contact your local Intel sales representatives for support.

#### **Related Information**

Device Ordering Information, Intel MAX 10 FPGA Device Overview Provides more information about the densities and packages of devices in the Intel MAX 10.

# **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Intel MAX 10 devices.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered

\*Other names and brands may be claimed as the property of others.



| Symbol                          | Parameter   | Condition | Min        | Тур     | Max        | Unit |
|---------------------------------|---|-----------|------------|---------|------------|------|
|                                 |   | 1.35 V    | 1.2825     | 1.35    | 1.4175     | V    |
|                                 |   | 1.2 V     | 1.14       | 1.2     | 1.26       | V    |
| V <sub>CCA</sub> <sup>(1)</sup> | Supply voltage for PLL regulator and ADC block (analog) | _         | 2.85/3.135 | 3.0/3.3 | 3.15/3.465 | V    |

# **Dual Supply Devices Power Supplies Recommended Operating Conditions**

# Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

| Symbol                              | Parameter                                   | Condition | Min    | Тур  | Мах    | Unit |
|-------------------------------------|---|-----------|--------|------|--------|------|
| V <sub>CC</sub>                     | Supply voltage for core and periphery       | -         | 1.15   | 1.2  | 1.25   | V    |
| V <sub>CCIO</sub> <sup>(3)</sup>    | Supply voltage for input and output buffers | 3.3 V     | 3.135  | 3.3  | 3.465  | V    |
|                                     |   | 3.0 V     | 2.85   | 3    | 3.15   | V    |
|                                     |   | 2.5 V     | 2.375  | 2.5  | 2.625  | V    |
|                                     |   | 1.8 V     | 1.71   | 1.8  | 1.89   | V    |
|                                     |   | 1.5 V     | 1.425  | 1.5  | 1.575  | V    |
|                                     |   | 1.35 V    | 1.2825 | 1.35 | 1.4175 | V    |
|                                     |   | 1.2 V     | 1.14   | 1.2  | 1.26   | V    |
| V <sub>CCA</sub> <sup>(4)</sup>     | Supply voltage for PLL regulator (analog)   | _         | 2.375  | 2.5  | 2.625  | V    |
| V <sub>CCD_PLL</sub> <sup>(5)</sup> | Supply voltage for PLL regulator (digital)  | _         | 1.15   | 1.2  | 1.25   | V    |
| V <sub>CCA_ADC</sub>                | Supply voltage for ADC analog block         | _         | 2.375  | 2.5  | 2.625  | V    |
| V <sub>CCINT</sub>                  | Supply voltage for ADC digital block        | _         | 1.15   | 1.2  | 1.25   | V    |

<sup>&</sup>lt;sup>(3)</sup>  $V_{CCIO}$  for all I/O banks must be powered up during user mode because  $V_{CCIO}$  I/O banks are used for the ADC and I/O functionalities.

 $<sup>^{(4)}</sup>$  All V<sub>CCA</sub> pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

 $<sup>^{(5)}</sup>$  V<sub>CCD PLL</sub> must always be connected to V<sub>CC</sub> through a decoupling capacitor and ferrite bead.



#### **Recommended Operating Conditions**

#### Table 8. Recommended Operating Conditions for Intel MAX 10 Devices

| Symbol             | Parameter  | Condition  | Min                | Max               | Unit |
|--------------------|--|------------|--------------------|-------------------|------|
| VI                 | DC input voltage   | -          | -0.5               | 3.6               | V    |
| Vo                 | Output voltage for I/O pins                                  | —          | 0                  | V <sub>CCIO</sub> | V    |
| Тј                 | Operating junction temperature                               | Commercial | 0                  | 85                | °C   |
|                    |  | Industrial | -40 <sup>(6)</sup> | 100               | °C   |
|                    |  | Automotive | -40 <sup>(6)</sup> | 125               | °C   |
| t <sub>RAMP</sub>  | Power supply ramp time                                       | -          | (7)                | 10                | ms   |
| I <sub>Diode</sub> | Magnitude of DC current across PCI* clamp diode when enabled | _          | _                  | 10                | mA   |

# **Programming/Erasure Specifications**

#### Table 9. Programming/Erasure Specifications for Intel MAX 10 Devices

This table shows the programming cycles and data retention duration of the user flash memory (UFM) and configuration flash memory (CFM) blocks.

For more information about data retention duration with 10,000 programming cycles for automotive temperature devices, contact your Intel quality representative.

| Erase and reprogram cycles (E/P) <sup>(8)</sup> (Cycles/<br>page) | Temperature (°C) | Data retention duration (Years) |
|---|------------------|---------------------------------|
| 10,000  | 85               | 20                              |
| 10,000  | 100              | 10                              |

<sup>&</sup>lt;sup>(6)</sup> -40°C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time.

<sup>(7)</sup> There is no absolute minimum value for the ramp time requirement. Intel characterized the minimum ramp time at 200  $\mu$ s.

<sup>(8)</sup> The number of E/P cycles applies to the smallest possible flash block that can be erased or programmed in each Intel MAX 10 device. Each Intel MAX 10 device has multiple flash pages per device.



# **DC Characteristics**

#### Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

#### **Related Information**

- Early Power Estimator User Guide Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook Provides more information about power estimation tools.

#### I/O Pin Leakage Current

The values in the table are specified for normal device operation. The values vary during device power-up. This applies for all  $V_{CCIO}$  settings (3.3, 3.0, 2.5, 1.8, 1.5, 1.35, and 1.2 V).

10  $\mu$ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on.


Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.

#### Table 10. I/O Pin Leakage Current for Intel MAX 10 Devices

| Symbol          | Parameter                         | Condition                                 | Min | Мах | Unit |
|-----------------|-----------------------------------|---|-----|-----|------|
| II              | Input pin leakage current         | $V_{\rm I}$ = 0 V to V <sub>CCIOMAX</sub> | -10 | 10  | μΑ   |
| I <sub>OZ</sub> | Tristated I/O pin leakage current | $V_{O} = 0 V$ to $V_{CCIOMAX}$            | -10 | 10  | μΑ   |



# Figure 3. LVTTL/LVCMOS Input Standard Voltage Diagram





| Symbol                 | Parameter   | Condition | Min | Тур                 | Max | Unit              |
|------------------------|---|-----------|-----|---------------------|-----|-------------------|
| t <sub>PLL_PSERR</sub> | Accuracy of PLL phase shift                       | —         | —   | —                   | ±50 | ps                |
| t <sub>ARESET</sub>    | Minimum pulse width on areset signal.             | —         | 10  | —                   | —   | ns                |
| t <sub>CONFIGPLL</sub> | Time required to reconfigure scan chains for PLLs | _         | _   | 3.5 <sup>(32)</sup> | _   | SCANCLK<br>cycles |
| f <sub>SCANCLK</sub>   | scanclk frequency                                 | _         | _   | _                   | 100 | MHz               |

# Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

| Symbol                                    | Parameter                                    | Condition Max                 |     | Unit |
|---|--|-------------------------------|-----|------|
| t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31) | Dedicated clock output period jitter         | $F_{OUT} \ge 100 \text{ MHz}$ | 660 | ps   |
|   |  | F <sub>OUT</sub> < 100 MHz    | 66  | mUI  |
| t <sub>OUTJITTER_CCJ_DEDCLK</sub> (31)    | Dedicated clock output cycle-to-cycle jitter | $F_{OUT} \ge 100 \text{ MHz}$ | 660 | ps   |
|   |  | F <sub>OUT</sub> < 100 MHz    | 66  | mUI  |

# Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices

| Symbol                                    | Parameter                                    | Condition Max                 |     | Unit |
|---|--|-------------------------------|-----|------|
| t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31) | Dedicated clock output period jitter         | $F_{OUT} \ge 100 \text{ MHz}$ | 300 | ps   |
|   |  | F <sub>OUT</sub> < 100 MHz    | 30  | mUI  |
| toutjitter_CCJ_DEDCLK (31)                | Dedicated clock output cycle-to-cycle jitter | F <sub>OUT</sub> ≥ 100 MHz    | 300 | ps   |
|   |  | F <sub>OUT</sub> < 100 MHz    | 30  | mUI  |

<sup>&</sup>lt;sup>(32)</sup> With 100 MHz scanclk frequency.



# **ADC Performance Specifications**

#### **Single Supply Devices ADC Performance Specifications**

# Table 34. ADC Performance Specifications for Intel MAX 10 Single Supply Devices

| Parameter                  |                            | Symbol              | Condition                                      | Min                          | Тур     | Мах                 | Unit      |
|----------------------------|----------------------------|---------------------|--|------------------------------|---------|---------------------|-----------|
| ADC resolution             |                            | _                   | _  | _                            | _       | 12                  | bits      |
| ADC supply voltage         |                            | V <sub>CC_ONE</sub> | _  | 2.85                         | 3.0/3.3 | 3.465               | V         |
| External reference voltage |                            | V <sub>REF</sub>    | -  | V <sub>CC_ONE</sub> -<br>0.5 | _       | V <sub>CC_ONE</sub> | V         |
| Sampling rate              |                            | Fs                  | Accumulative sampling rate                     | _                            | _       | 1                   | MSPS      |
| Operating junction te      | mperature range            | Tj                  | -  | -40                          | 25      | 125                 | °C        |
| Analog input voltage       |                            | V <sub>IN</sub>     | Prescalar disabled                             | 0                            | _       | V <sub>REF</sub>    | V         |
|                            |                            |                     | Prescalar enabled (35)                         | 0                            | _       | 3.6                 | V         |
| Input resistance           |                            | R <sub>IN</sub>     | _  | _                            | (36)    | -                   | _         |
| Input capacitance          |                            | C <sub>IN</sub>     | -  | _                            | (36)    | -                   | _         |
| DC Accuracy                | Offset error and drift     | E <sub>offset</sub> | Prescalar disabled                             | -0.2                         | _       | 0.2                 | %FS       |
|                            |                            |                     | Prescalar enabled                              | -0.5                         | _       | 0.5                 | %FS       |
|                            | Gain error and drift       | Egain               | Prescalar disabled                             | -0.5                         | _       | 0.5                 | %FS       |
|                            |                            |                     | Prescalar enabled                              | -0.75                        | _       | 0.75                | %FS       |
|                            | Differential non linearity | DNL                 | External V <sub>REF</sub> , no missing code    | -0.9                         | _       | 0.9                 | LSB       |
|                            |                            |                     | Internal V <sub>REF</sub> , no missing<br>code | -1                           | _       | 1.7                 | LSB       |
|                            |                            |                     |  |                              |         |                     | continued |

<sup>&</sup>lt;sup>(35)</sup> Prescalar function divides the analog input voltage by half. The analog input handles up to 3.6 V for the Intel MAX 10 single supply devices.

<sup>&</sup>lt;sup>(36)</sup> Download the SPICE models for simulation.



|                      | Parameter                      | Symbol         | Condition   | Min                 | Тур | Мах | Unit  |
|----------------------|--------------------------------|----------------|---|---------------------|-----|-----|-------|
|                      | Integral non linearity         | INL            | -   | -2                  | -   | 2   | LSB   |
| AC Accuracy          | Total harmonic distortion      | THD            | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$ | -65 <sup>(37)</sup> | -   | -   | dB    |
|                      | Signal-to-noise ratio          | SNR            | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$ | 54 <sup>(38)</sup>  | -   | -   | dB    |
|                      | Signal-to-noise and distortion | SINAD          | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$ | 53 <sup>(39)</sup>  | _   | -   | dB    |
| On-Chip Temperature  | Temperature sampling rate      | T <sub>S</sub> | -   | _                   | -   | 50  | kSPS  |
| Sensor               | Absolute accuracy              | -              | -40 to 125°C,<br>with 64 samples averaging<br>(40)  | _                   | _   | ±10 | °C    |
| Conversion Rate (41) | Conversion time                | -              | Single measurement                                  | _                   | -   | 1   | Cycle |
|                      |                                |                | Continuous measurement                              | _                   | -   | 1   | Cycle |
|                      |                                |                | Temperature measurement                             | _                   | _   | 1   | Cycle |

# **Related Information**

SPICE Models for Intel FPGAs

<sup>(41)</sup> For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.

 $<sup>^{(37)}</sup>$  THD with prescalar enabled is 6dB less than the specification.

 $<sup>^{(38)}</sup>$  SNR with prescalar enabled is 6dB less than the specification.

<sup>&</sup>lt;sup>(39)</sup> SINAD with prescalar enabled is 6dB less than the specification.

<sup>(40)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



# **Dual Supply Devices ADC Performance Specifications**

# Table 35. ADC Performance Specifications for Intel MAX 10 Dual Supply Devices

|                        | Parameter                       | Symbol               | Condition                                      | Min                           | Тур  | Мах                  | Unit       |
|------------------------|---------------------------------|----------------------|--|-------------------------------|------|----------------------|------------|
| ADC resolution         |                                 | _                    | _  | _                             | _    | 12                   | bits       |
| Analog supply voltage  | 2                               | V <sub>CCA_ADC</sub> | -  | 2.375                         | 2.5  | 2.625                | V          |
| Digital supply voltage | 2                               | V <sub>CCINT</sub>   | -  | 1.15                          | 1.2  | 1.25                 | V          |
| External reference vo  | ltage                           | V <sub>REF</sub>     | -  | V <sub>CCA_ADC</sub> -<br>0.5 | _    | V <sub>CCA_ADC</sub> | V          |
| Sampling rate          |                                 | Fs                   | Accumulative sampling rate                     | _                             | _    | 1                    | MSPS       |
| Operating junction te  | ting junction temperature range |                      | _  | -40                           | 25   | 125                  | °C         |
| Analog input voltage   | nalog input voltage             |                      | Prescalar disabled                             | 0                             | _    | V <sub>REF</sub>     | v          |
|                        |                                 |                      | Prescalar enabled <sup>(42)</sup>              | 0                             | _    | 3                    | V          |
| Analog supply current  | t (DC)                          | I <sub>ACC_ADC</sub> | Average current                                | _                             | 275  | 450                  | μA         |
| Digital supply current | : (DC)                          | I <sub>CCINT</sub>   | Average current                                | _                             | 65   | 150                  | μA         |
| Input resistance       |                                 | R <sub>IN</sub>      | _  | _                             | (43) | -                    | -          |
| Input capacitance      |                                 | C <sub>IN</sub>      | _  | _                             | (43) | -                    | -          |
| DC Accuracy            | Offset error and drift          | E <sub>offset</sub>  | Prescalar disabled                             | -0.2                          | _    | 0.2                  | %FS        |
|                        |                                 |                      | Prescalar enabled                              | -0.5                          | _    | 0.5                  | %FS        |
|                        | Gain error and drift            | Egain                | Prescalar disabled                             | -0.5                          | _    | 0.5                  | %FS        |
|                        |                                 |                      | Prescalar enabled                              | -0.75                         | _    | 0.75                 | %FS        |
|                        | Differential non linearity      | DNL                  | External V <sub>REF</sub> , no missing<br>code | -0.9                          | _    | 0.9                  | LSB        |
|                        | 1                               | 1                    |  |                               |      | 1                    | continued. |

<sup>(42)</sup> Prescalar function divides the analog input voltage by half. The analog input handles up to 3 V input for the Intel MAX 10 dual supply devices.

<sup>&</sup>lt;sup>(43)</sup> Download the SPICE models for simulation.



|                     | Parameter                      | Symbol         | Condition   | Min                              | Тур | Max | Unit      |
|---------------------|--------------------------------|----------------|---|----------------------------------|-----|-----|-----------|
|                     |                                |                | Internal V <sub>REF</sub> , no missing<br>code      | -1                               | _   | 1.7 | LSB       |
|                     | Integral non linearity         | INL            | -   | -2                               | _   | 2   | LSB       |
| AC Accuracy         | Total harmonic distortion      | THD            | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$ | -70 <sup>(44)(45)</sup><br>(46)  | _   | -   | dB        |
|                     | Signal-to-noise ratio          | SNR            | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$ | 62 (47)(48)(46)                  | _   | -   | dB        |
|                     | Signal-to-noise and distortion | SINAD          | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$ | 61.5 <sup>(49)</sup><br>(50)(46) | _   | -   | dB        |
| On-Chip Temperature | Temperature sampling rate      | T <sub>S</sub> | -   | -                                | _   | 50  | kSPS      |
| Sensor              | Absolute accuracy              | -              | -40 to 125°C,<br>with 64 samples averaging          | _                                | _   | ±5  | °C        |
|                     | •                              |                | •   |                                  |     | •   | continued |

- $^{(44)}$  Total harmonic distortion is -65 dB for dual function pin.
- <sup>(45)</sup> THD with prescalar enabled is 6dB less than the specification.
- <sup>(46)</sup> When using internal  $V_{REF}$ , THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.
- <sup>(47)</sup> Signal-to-noise ratio is 54 dB for dual function pin.
- $^{(48)}$  SNR with prescalar enabled is 6dB less than the specification.
- <sup>(49)</sup> Signal-to-noise and distortion is 53 dB for dual function pin.
- <sup>(50)</sup> SINAD with prescalar enabled is 6dB less than the specification.
- <sup>(51)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core and Modular Dual ADC Core IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



# True PPDS and Emulated PPDS\_E\_3R Transmitter Timing Specifications

# Table 36. True PPDS and Emulated PPDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True PPDS transmitter is only supported at bottom I/O banks. Emulated PPDS transmitter is supported at the output pin of all I/O banks.

| Symbol             | Parameter                                    | Mode | -16, | -A6, -C7 | , -17 |     | -A7 |     |     | - <b>C8</b> |     | Unit    |
|--------------------|--|------|------|----------|-------|-----|-----|-----|-----|-------------|-----|---------|
|                    |  |      | Min  | Тур      | Max   | Min | Тур | Max | Min | Тур         | Max | ]       |
| f <sub>HSCLK</sub> | Input clock frequency                        | ×10  | 5    | -        | 155   | 5   | _   | 155 | 5   | -           | 155 | MHz     |
|                    | (high-speed I/O<br>performance pin)          | ×8   | 5    | -        | 155   | 5   | _   | 155 | 5   | -           | 155 | MHz     |
|                    |  | ×7   | 5    | -        | 155   | 5   | -   | 155 | 5   | -           | 155 | MHz     |
|                    |  | ×4   | 5    | -        | 155   | 5   | -   | 155 | 5   | -           | 155 | MHz     |
|                    |  | ×2   | 5    | -        | 155   | 5   | -   | 155 | 5   | -           | 155 | MHz     |
|                    |  | ×1   | 5    | -        | 310   | 5   | -   | 310 | 5   | -           | 310 | MHz     |
| HSIODR             | Data rate (high-speed                        | ×10  | 100  | -        | 310   | 100 | -   | 310 | 100 | -           | 310 | Mbps    |
|                    | I/O performance pin)                         | ×8   | 80   | -        | 310   | 80  | -   | 310 | 80  | -           | 310 | Mbps    |
|                    |  | ×7   | 70   | -        | 310   | 70  | -   | 310 | 70  | -           | 310 | Mbps    |
|                    |  | ×4   | 40   | -        | 310   | 40  | -   | 310 | 40  | -           | 310 | Mbps    |
|                    |  | ×2   | 20   | -        | 310   | 20  | -   | 310 | 20  | -           | 310 | Mbps    |
|                    |  | ×1   | 10   | _        | 310   | 10  | _   | 310 | 10  | _           | 310 | Mbps    |
| f <sub>HSCLK</sub> | Input clock frequency<br>(low-speed I/O      | ×10  | 5    | -        | 150   | 5   | _   | 150 | 5   | -           | 150 | MHz     |
|                    | performance pin)                             | ×8   | 5    | -        | 150   | 5   | -   | 150 | 5   | -           | 150 | MHz     |
|                    |  | ×7   | 5    | _        | 150   | 5   | _   | 150 | 5   | -           | 150 | MHz     |
|                    |  | ×4   | 5    | _        | 150   | 5   | _   | 150 | 5   | _           | 150 | MHz     |
|                    |  | ×2   | 5    | -        | 150   | 5   | _   | 150 | 5   | -           | 150 | MHz     |
|                    |  | ×1   | 5    | _        | 300   | 5   | _   | 300 | 5   | _           | 300 | MHz     |
|                    | Data rate (low-speed<br>I/O performance pin) | ×10  | 100  | _        | 300   | 100 | _   | 300 | 100 | _           | 300 | Mbps    |
|                    |  | ×8   | 80   | _        | 300   | 80  | _   | 300 | 80  | _           | 300 | Mbps    |
|                    |  | ×7   | 70   | -        | 300   | 70  | _   | 300 | 70  | -           | 300 | Mbps    |
|                    |  |      |      |          |       |     |     |     |     |             | cor | ntinued |



# True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

#### Single Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

# Table 37. True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

True RSDS transmitter is only supported at bottom I/O banks. Emulated RSDS transmitter is supported at the output pin of all I/O banks.

| Symbol               | Parameter                                 | Mode | -16, | -A6, -C7 | , -17 |     | -A7 |     |     | - <b>C8</b> |      | Unit    |
|----------------------|---|------|------|----------|-------|-----|-----|-----|-----|-------------|------|---------|
|                      |   |      | Min  | Тур      | Max   | Min | Тур | Max | Min | Тур         | Мах  | 1       |
| f <sub>HSCLK</sub>   | Input clock frequency                     | ×10  | 5    | _        | 50    | 5   | _   | 50  | 5   | _           | 50   | MHz     |
|                      | (high-speed I/O<br>performance pin)       | ×8   | 5    | _        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×7   | 5    | -        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×4   | 5    | _        | 50    | 5   | _   | 50  | 5   | _           | 50   | MHz     |
|                      |   | ×2   | 5    | -        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×1   | 5    | _        | 100   | 5   | -   | 100 | 5   | -           | 100  | MHz     |
| HSIODR               | Data rate (high-speed                     | ×10  | 100  | -        | 100   | 100 | -   | 100 | 100 | -           | 100  | Mbps    |
| I/O performance pin) | ×8  | 80   | _    | 100      | 80    | -   | 100 | 80  | -   | 100         | Mbps |         |
|                      |   | ×7   | 70   | -        | 100   | 70  | -   | 100 | 70  | -           | 100  | Mbps    |
|                      |   | ×4   | 40   | _        | 100   | 40  | -   | 100 | 40  | -           | 100  | Mbps    |
|                      |   | ×2   | 20   | _        | 100   | 20  | -   | 100 | 20  | -           | 100  | Mbps    |
|                      |   | ×1   | 10   | -        | 100   | 10  | -   | 100 | 10  | -           | 100  | Mbps    |
| f <sub>HSCLK</sub>   | Input clock frequency                     | ×10  | 5    | -        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      | (low-speed I/O performance pin)           | ×8   | 5    | -        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×7   | 5    | _        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×4   | 5    | _        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×2   | 5    | _        | 50    | 5   | -   | 50  | 5   | -           | 50   | MHz     |
|                      |   | ×1   | 5    | _        | 100   | 5   | -   | 100 | 5   | -           | 100  | MHz     |
| HSIODR               | Data rate (low-speed I/O performance pin) | ×10  | 100  | -        | 100   | 100 | -   | 100 | 100 | -           | 100  | Mbps    |
|                      | 1   |      |      |          |       |     |     |     |     |             | сог  | ntinued |



# Dual Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

## Table 38. True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True RSDS transmitter is only supported at bottom I/O banks. Emulated RSDS transmitter is supported at the output pin of all I/O banks.

| Symbol               | Parameter                           | Mode | -16, | -A6, -C7 | , -17 |     | -A7 |     |     | <b>-C8</b> |      | Unit   |
|----------------------|-------------------------------------|------|------|----------|-------|-----|-----|-----|-----|------------|------|--------|
|                      |                                     |      | Min  | Тур      | Max   | Min | Тур | Max | Min | Тур        | Max  |        |
| f <sub>HSCLK</sub>   | Input clock frequency               | ×10  | 5    | _        | 155   | 5   | -   | 155 | 5   | _          | 155  | MHz    |
|                      | (high-speed I/O<br>performance pin) | ×8   | 5    | _        | 155   | 5   | _   | 155 | 5   | _          | 155  | MHz    |
|                      |                                     | ×7   | 5    | _        | 155   | 5   | _   | 155 | 5   | _          | 155  | MHz    |
|                      |                                     | ×4   | 5    | _        | 155   | 5   | -   | 155 | 5   | _          | 155  | MHz    |
|                      |                                     | ×2   | 5    | _        | 155   | 5   | _   | 155 | 5   | _          | 155  | MHz    |
|                      |                                     | ×1   | 5    | _        | 310   | 5   | -   | 310 | 5   | _          | 310  | MHz    |
| HSIODR               | Data rate (high-speed               | ×10  | 100  | _        | 310   | 100 | -   | 310 | 100 | -          | 310  | Mbps   |
| I/O performance pin) | ×8                                  | 80   | _    | 310      | 80    | -   | 310 | 80  | _   | 310        | Mbps |        |
|                      |                                     | ×7   | 70   | _        | 310   | 70  | -   | 310 | 70  | _          | 310  | Mbps   |
|                      |                                     | ×4   | 40   | _        | 310   | 40  | _   | 310 | 40  | _          | 310  | Mbps   |
|                      |                                     | ×2   | 20   | _        | 310   | 20  | -   | 310 | 20  | _          | 310  | Mbps   |
|                      |                                     | ×1   | 10   | _        | 310   | 10  | -   | 310 | 10  | -          | 310  | Mbps   |
| f <sub>HSCLK</sub>   | Input clock frequency               | ×10  | 5    | _        | 150   | 5   | _   | 150 | 5   | _          | 150  | MHz    |
|                      | (low-speed I/O<br>performance pin)  | ×8   | 5    | _        | 150   | 5   | -   | 150 | 5   | _          | 150  | MHz    |
|                      |                                     | ×7   | 5    | _        | 150   | 5   | _   | 150 | 5   | _          | 150  | MHz    |
|                      |                                     | ×4   | 5    | _        | 150   | 5   | _   | 150 | 5   | _          | 150  | MHz    |
|                      |                                     | ×2   | 5    | _        | 150   | 5   | _   | 150 | 5   | _          | 150  | MHz    |
|                      |                                     | ×1   | 5    | _        | 300   | 5   | _   | 300 | 5   | _          | 300  | MHz    |
|                      | Data rate (low-speed                | ×10  | 100  | _        | 300   | 100 | _   | 300 | 100 | _          | 300  | Mbps   |
|                      | I/O performance pin)                | ×8   | 80   | _        | 300   | 80  | _   | 300 | 80  | _          | 300  | Mbps   |
|                      |                                     | ×7   | 70   | _        | 300   | 70  | _   | 300 | 70  | _          | 300  | Mbps   |
|                      | •                                   |      |      |          | •     |     |     |     |     |            | con  | tinued |



#### Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29

| Symbol                     | Parameter   | Mode                                  |     | -C7, -I7 |       |     | -A7 |       |     | -C8 |       | Unit |
|----------------------------|---|---------------------------------------|-----|----------|-------|-----|-----|-------|-----|-----|-------|------|
|                            |   |                                       | Min | Тур      | Max   | Min | Тур | Max   | Min | Тур | Max   |      |
|                            |   | ×8                                    | 80  | -        | 200   | 80  | -   | 200   | 80  | -   | 200   | Mbps |
|                            |   | ×7                                    | 70  | -        | 200   | 70  | -   | 200   | 70  | -   | 200   | Mbps |
|                            |   | ×4                                    | 40  | -        | 200   | 40  | _   | 200   | 40  | -   | 200   | Mbps |
|                            |   | ×2                                    | 20  | -        | 200   | 20  | -   | 200   | 20  | -   | 200   | Mbps |
|                            |   | ×1                                    | 10  | -        | 200   | 10  | _   | 200   | 10  | -   | 200   | Mbps |
| t <sub>duty</sub>          | Duty cycle on<br>transmitter output<br>clock  | -                                     | 45  | -        | 55    | 45  | -   | 55    | 45  | -   | 55    | %    |
| TCCS <sup>(67)</sup>       | Transmitter channel-<br>to-channel skew   | _                                     | _   | -        | 300   | _   | -   | 300   | _   | -   | 300   | ps   |
| t <sub>x Jitter</sub> (68) | Output jitter   | _                                     | _   | -        | 1,000 | _   | -   | 1,000 | -   | -   | 1,000 | ps   |
| t <sub>RISE</sub>          | Rise time   | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _   | 500      | -     | _   | 500 | -     | _   | 500 | -     | ps   |
| t <sub>FALL</sub>          | Fall time   | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _   | 500      | -     | _   | 500 | -     | _   | 500 | -     | ps   |
| t <sub>lock</sub>          | Time required for the<br>PLL to lock, after<br>CONF_DONE signal<br>goes high, indicating<br>the completion of<br>device configuration | _                                     | _   | _        | 1     | _   | _   | 1     | _   | _   | 1     | ms   |

 $^{(67)}$  TCCS specifications apply to I/O banks from the same side only.

<sup>(68)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



| Symbol                                | Parameter  | Mode | - <b>C7</b> | , –17 | -/  | 47    | -0  | C8    | Unit |
|---------------------------------------|--|------|-------------|-------|-----|-------|-----|-------|------|
|                                       |  |      | Min         | Мах   | Min | Мах   | Min | Мах   |      |
|                                       |  | ×8   | 80          | 200   | 80  | 200   | 80  | 200   | Mbps |
|                                       |  | ×7   | 70          | 200   | 70  | 200   | 70  | 200   | Mbps |
|                                       |  | ×4   | 40          | 200   | 40  | 200   | 40  | 200   | Mbps |
|                                       |  | ×2   | 20          | 200   | 20  | 200   | 20  | 200   | Mbps |
|                                       |  | ×1   | 10          | 200   | 10  | 200   | 10  | 200   | Mbps |
| SW                                    | Sampling window (high-<br>speed I/O performance pin)   | _    | -           | 910   | -   | 910   | -   | 910   | ps   |
|                                       | Sampling window (low-<br>speed I/O performance pin)  | _    | -           | 1,110 | _   | 1,110 | _   | 1,110 | ps   |
| t <sub>x Jitter</sub> <sup>(71)</sup> | Input jitter   | _    | -           | 1,000 | -   | 1,000 | -   | 1,000 | ps   |
| t <sub>lock</sub>                     | Time required for the PLL to<br>lock, after CONF_DONE<br>signal goes high, indicating<br>the completion of device<br>configuration | _    | _           | 1     | _   | 1     | _   | 1     | ms   |

#### Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

# Table 46. LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS receivers are supported at all banks.

| Symbol             | Parameter  | Mode | -I6, -A6, -C7, -I7 |     | -A7 |     | -C8 |     | Unit      |
|--------------------|--|------|--------------------|-----|-----|-----|-----|-----|-----------|
|                    |  |      | Min                | Max | Min | Max | Min | Мах |           |
| f <sub>HSCLK</sub> | HSCLK Input clock frequency (high-<br>speed I/O performance pin) | ×10  | 5                  | 350 | 5   | 320 | 5   | 320 | MHz       |
|                    |  | ×8   | 5                  | 360 | 5   | 320 | 5   | 320 | MHz       |
|                    |  | ×7   | 5                  | 350 | 5   | 320 | 5   | 320 | MHz       |
|                    |  | ×4   | 5                  | 360 | 5   | 320 | 5   | 320 | MHz       |
|                    | •  |      |                    |     |     |     |     |     | continued |

<sup>(71)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



| Symbol                                | Parameter  | Mode | -I6, -A6, -C7, -I7 |     | -A7 |     | -C8 |     | Unit |
|---------------------------------------|--|------|--------------------|-----|-----|-----|-----|-----|------|
|                                       |  |      | Min                | Max | Min | Max | Min | Max |      |
|                                       | Sampling window (low-<br>speed I/O performance pin)  | _    | -                  | 910 | -   | 910 | _   | 910 | ps   |
| t <sub>x Jitter</sub> <sup>(72)</sup> | Input jitter   | _    | -                  | 500 | _   | 500 | _   | 500 | ps   |
| t <sub>LOCK</sub>                     | Time required for the PLL to<br>lock, after CONF_DONE<br>signal goes high, indicating<br>the completion of device<br>configuration | _    | _                  | 1   | _   | 1   | _   | 1   | ms   |

# Memory Standards Supported by the Soft Memory Controller

#### Table 47. Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices

Contact your local sales representatives for access to the -I6 or -A6 speed grade devices in the Intel Quartus Prime software.

| External Memory Interface<br>Standard | Rate Support | Speed Grade | Voltage (V) | Max Frequency (MHz) |
|---------------------------------------|--------------|-------------|-------------|---------------------|
| DDR3 SDRAM                            | Half         | -I6         | 1.5         | 303                 |
| DDR3L SDRAM                           | Half         | -I6         | 1.35        | 303                 |
| DDR2 SDRAM                            | Half         | -I6         | 1.8         | 200                 |
|                                       |              | -I7 and -C7 |             | 167                 |
| LPDDR2 <sup>(73)</sup>                | Half         | -I6         | 1.2         | 200 <sup>(74)</sup> |

#### **Related Information**

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

<sup>&</sup>lt;sup>(72)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.

<sup>&</sup>lt;sup>(73)</sup> Intel MAX 10 devices support only single-die LPDDR2.

<sup>&</sup>lt;sup>(74)</sup> To achieve the specified performance, constrain the memory device I/O and core power supply variation to within ±3%. By default, the frequency is 167 MHz.



# **Memory Output Clock Jitter Specifications**

Intel MAX 10 devices support external memory interfaces up to 303 MHz. The external memory interfaces for Intel MAX 10 devices calibrate automatically.

The memory output clock jitter measurements are for 200 consecutive clock cycles.

The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a PHY clock network.

DDR3 and LPDDR2 SDRAM memory interfaces are only supported on the fast speed grade device.

#### Table 48. Memory Output Clock Jitter Specifications for Intel MAX 10 Devices

| Parameter                    | Symbol                | -6 Spee | -6 Speed Grade |      | -7 Speed Grade |    |  |
|------------------------------|-----------------------|---------|----------------|------|----------------|----|--|
|                              |                       | Min     | Max            | Min  | Max            |    |  |
| Clock period jitter          | t <sub>JIT(per)</sub> | -127    | 127            | -215 | 215            | ps |  |
| Cycle-to-cycle period jitter | t <sub>JIT(cc)</sub>  | _       | 242            | _    | 360            | ps |  |

#### **Related Information**

#### Literature: External Memory Interfaces

Provides more information about external memory system performance specifications, board design guidelines, timing analysis, simulation, and debugging information.

# **Configuration Specifications**

This section provides configuration specifications and timing for Intel MAX 10 devices.



#### Table 56.I/O Timing for Intel MAX 10 Devices

These I/O timing parameters are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate for 10M08DAF484 device.

| Symbol          | Parameter  | -C7, -I7 | -C8    | Unit |
|-----------------|--|----------|--------|------|
| T <sub>su</sub> | Global clock setup time                                | -0.750   | -0.808 | ns   |
| T <sub>h</sub>  | Global clock hold time                                 | 1.180    | 1.215  | ns   |
| T <sub>co</sub> | Global clock to output delay                           | 5.131    | 5.575  | ns   |
| T <sub>pd</sub> | Best case pin-to-pin propagation delay through one LUT | 4.907    | 5.467  | ns   |

# **Programmable IOE Delay**

# **Programmable IOE Delay On Row Pins**

#### Table 57. IOE Programmable Delay on Row Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.

| The minimum and maximum offset timin | a numbers are in reference to settin | α `0' as available in the Intel ( | Juartus Prime software.  |
|--------------------------------------|--------------------------------------|-----------------------------------|--------------------------|
| The minimum and maximum onset and    |                                      |                                   | Zuurtus i mine sontmure. |

| Parameter                                      | Paths Affected                | Number of Minimum | Maximum Offset |             |       |             |       | Unit  |       |       |    |
|--|-------------------------------|-------------------|----------------|-------------|-------|-------------|-------|-------|-------|-------|----|
|  |                               | Settings          | Offset         | Fast Corner |       | Slow Corner |       |       |       |       |    |
|  |                               |                   |                | -17         | -C8   | -A6         | -C7   | -C8   | -17   | -A7   |    |
| Input delay from<br>pin to internal<br>cells   | Pad to I/O<br>dataout to core | 7                 | 0              | 0.815       | 0.873 | 1.831       | 1.811 | 1.874 | 1.871 | 1.922 | ns |
| Input delay from<br>pin to input<br>register   | Pad to I/O input register     | 8                 | 0              | 0.924       | 0.992 | 2.081       | 2.055 | 2.125 | 2.127 | 2.185 | ns |
| Delay from<br>output register to<br>output pin | I/O output<br>register to pad | 2                 | 0              | 0.479       | 0.514 | 1.069       | 1.070 | 1.117 | 1.105 | 1.134 | ns |



| Term                    | Definition  |
|-------------------------|---|
| V <sub>OCM</sub>        | Output common mode voltage: The common mode of the differential signal at the transmitter.  |
| V <sub>OD</sub>         | Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ . |
| V <sub>OH</sub>         | Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.   |
| V <sub>OL</sub>         | Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.   |
| V <sub>OS</sub>         | Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .   |
| V <sub>OX (AC)</sub>    | AC differential Output cross point voltage: The voltage at which the differential output signals must cross.  |
| V <sub>REF</sub>        | Reference voltage for SSTL, HSTL, and HSUL I/O Standards.   |
| V <sub>REF(AC)</sub>    | AC input reference voltage for SSTL, HSTL, and HSUL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .             |
| V <sub>REF(DC)</sub>    | DC input reference voltage for SSTL, HSTL, and HSUL I/O Standards.  |
| V <sub>SWING (AC)</sub> | AC differential input voltage: AC Input differential voltage required for switching.  |
| V <sub>SWING (DC)</sub> | DC differential input voltage: DC Input differential voltage required for switching.  |
| V <sub>TT</sub>         | Termination voltage for SSTL, HSTL, and HSUL I/O Standards.   |
| V <sub>X (AC)</sub>     | AC differential Input cross point voltage: The voltage at which the differential input signals must cross.  |

# **Document Revision History for the Intel MAX 10 FPGA Device Datasheet**

| Document<br>Version | Changes  |
|---------------------|--|
| 2018.06.29          | <ul> <li>Removed links on instant-on feature.</li> <li>Added JTAG timing specifications term in <i>Glossary</i>.</li> <li>Renamed the following IP cores as per Intel rebranding: <ul> <li>Renamed Altera Modular ADC IP core to Modular ADC core Intel FPGA IP core.</li> <li>Renamed Altera Modular Dual ADC IP core to Modular Dual ADC core Intel FPGA IP core.</li> </ul> </li> </ul> |



| Date           | Version    | Changes   |
|----------------|------------|---|
|                |            | Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows:  |
|                |            | - VIL(AC) Max: Updated from V <sub>REF</sub> $-$ 0.35 to V <sub>REF</sub> $-$ 0.31  |
|                |            | - VIH(AC) Min: Updated from V <sub>REF</sub> + 0.35 to V <sub>REF</sub> + 0.31  |
|                |            | <ul> <li>Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS TX is not<br/>supported in single supply devices.</li> </ul>  |
|                |            | Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices.   |
|                |            | <ul> <li>Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices.</li> </ul>  |
|                |            | Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide.   |
|                |            | Added UFM specifications for serial interface.  |
|                |            | Updated total harmonic distortion (THD) specifications as follows:  |
|                |            | <ul> <li>— Single supply devices: Updated from 65 dB to -65 dB</li> </ul>   |
|                |            | <ul> <li>Dual supply devices: Updated from 70 dB to -70 dB (updated from 65 dB to -65 dB for dual function pin)</li> </ul>  |
|                |            | • Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging.                                   |
|                |            | • Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.  |
|                |            | <ul> <li>Updated HSIODR and f<sub>HSCLK</sub> specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel<br/>MAX 10 Dual Supply Devices.</li> </ul>   |
|                |            | <ul> <li>Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel<br/>MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades.</li> </ul> |
|                |            | <ul> <li>Added t<sub>RU_nCONFIG</sub> and t<sub>RU_nRSTIMER</sub> specifications for different devices in Remote System Upgrade Circuitry Timing<br/>Specifications for Intel MAX 10 Devices table.</li> </ul>                            |
|                |            | Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion.   |
|                |            | Added IOE programmable delay specifications.  |
| September 2014 | 2014.09.22 | Initial release.  |