Intel - 10M50DAF672C8G Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	3125
Number of Logic Elements/Cells	50000
Total RAM Bits	1677312
Number of I/O	500
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10m50daf672c8g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

ntel [®] MAX [®] 10 FPGA Device Datasheet	3
Electrical Characteristics	
Operating Conditions	4
Switching Characteristics	25
Core Performance Specifications	26
Periphery Performance Specifications	
Configuration Specifications	
JTAG Timing Parameters	58
Remote System Upgrade Circuitry Timing Specifications	59
User Watchdog Internal Circuitry Timing Specifications	59
Uncompressed Raw Binary File (.rbf) Sizes	59
Internal Configuration Time	60
Internal Configuration Timing Parameter	61
I/O Timing	61
Programmable IOE Delay	62
Programmable IOE Delay On Row Pins	62
Programmable IOE Delay for Column Pins	63
Glossary	64
Document Revision History for the Intel MAX 10 FPGA Device Datasheet	66



Symbol	Parameter	Min	Мах	Unit
V _{CCD_PLL}	Supply voltage for PLL regulator (digital)	-0.5	1.63	V
V _{CCA_ADC}	Supply voltage for ADC analog block	-0.5	3.41	V
V _{CCINT}	Supply voltage for ADC digital block	-0.5	1.63	V

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices

Symbol	Parameter	Min	Мах	Unit
VI	DC input voltage	-0.5	4.12	V
I _{OUT}	DC output current per pin	-25	25	mA
T _{STG}	Storage temperature	-65	150	°C
Тյ	Operating junction temperature	-40	125	°C

Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for $\sim 11.7\%$ over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices

Condition (V)	Overshoot Duration as % of High Time	Unit
4.12	100.0	%
4.17	11.7	%
4.22	7.1	%
4.27	4.3	%
		continued



Condition (V)	Overshoot Duration as % of High Time	Unit
4.32	2.6	%
4.37	1.6	%
4.42	1.0	%
4.47	0.6	%
4.52	0.3	%
4.57	0.2	%

Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Intel MAX 10 devices. The tables list the steady-state voltage values expected from Intel MAX 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.

Single Supply Devices Power Supplies Recommended Operating Conditions

Table 6.	Power Supplies Recommended	Operating	Conditions for Intel	MAX 10 Sin	gle Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{CC_ONE} ⁽¹⁾	Supply voltage for core and periphery through on- die voltage regulator	_	2.85/3.135	3.0/3.3	3.15/3.465	V
V _{CCIO} ⁽²⁾	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
						continued

 $^{^{(1)}\,}$ V_{CCA} must be connected to V_{CC}\,_{ONE} through a filter.

⁽²⁾ V_{CCIO} for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities.



Figure 4. Schmitt Trigger Input Standard Voltage Diagram



I/O Standards Specifications

Tables in this section list input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Intel MAX 10 devices.

For minimum voltage values, use the minimum V_{CCIO} values. For maximum voltage values, use the maximum V_{CCIO} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



I/O Standard		V _{CCIO} (V)		V _{ID} ((mV)	V) V _{ICM} (V) ⁽¹⁸⁾			V _{OD} (mV) ⁽¹⁹⁾⁽²⁰⁾			V _{OS} (V) ⁽¹⁹⁾		
	Min	Тур	Max	Min	Max	Min Condition		Max	Min	Тур	Max	Min	Тур	Max
HiSpi	2.375	2.5	2.625	100	-	0.05	$D_{MAX} \leq 500 \text{ Mbps}$	1.8	—	-	—	—	_	-
						0.55	0.55 500 Mbps ≤ D _{MAX} ≤ 700 Mbps							
						1.05	D _{MAX} > 700 Mbps	1.55						

Related Information

Intel MAX 10 LVDS SERDES I/O Standards Support, Intel MAX 10 High-Speed LVDS I/O User Guide Provides the list of I/O standards supported in single supply and dual supply devices.

Switching Characteristics

This section provides the performance characteristics of Intel MAX 10 core and periphery blocks.

- (22) No fixed V_{IN}, V_{OD}, and V_{OS} specifications for Bus LVDS (BLVDS). They are dependent on the system topology.
- ⁽²³⁾ Mini-LVDS, RSDS, and Point-to-Point Differential Signaling (PPDS) standards are only supported at the output pins for Intel MAX 10 devices.
- ⁽²⁴⁾ Supported with requirement of an external level shift
- ⁽²⁵⁾ Sub-LVDS input buffer is using 2.5 V differential buffer.
- ⁽²⁶⁾ Differential output depends on the values of the external termination resistors.
- ⁽²⁷⁾ Differential output offset voltage depends on the values of the external termination resistors.

⁽²⁰⁾ Low V_{OD} setting is only supported for RSDS standard.



P	arameter	Symbol	Condition	Min	Тур	Max	Unit
	Integral non linearity	INL	-	-2	—	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	-65 ⁽³⁷⁾	_	_	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz}, PLL$	54 ⁽³⁸⁾	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	53 ⁽³⁹⁾	_	_	dB
On-Chip Temperature	Temperature sampling rate	Τ _S	-	-	_	50	kSPS
Sensor	Absolute accuracy	_	-40 to 125°C, with 64 samples averaging (40)	_	_	±10	°C
Conversion Rate ⁽⁴¹⁾ Conversion time		_	Single measurement	-	_	1	Cycle
			Continuous measurement	_	—	1	Cycle
			Temperature measurement	_	_	1	Cycle

Related Information

SPICE Models for Intel FPGAs

⁽⁴¹⁾ For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.

 $^{^{(37)}}$ THD with prescalar enabled is 6dB less than the specification.

 $^{^{(38)}}$ SNR with prescalar enabled is 6dB less than the specification.

⁽³⁹⁾ SINAD with prescalar enabled is 6dB less than the specification.

⁽⁴⁰⁾ For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.



P	Parameter		Condition	Min	Тур	Max	Unit
Conversion Rate (52)	Conversion time	-	Single measurement	-	-	1	Cycle
			Continuous measurement	-	-	1	Cycle
			Temperature measurement	_	_	1	Cycle

Related Information

SPICE Models for Intel FPGAs

Periphery Performance Specifications

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

For more information about the high-speed and low-speed I/O performance pins, refer to the respective device pin-out files.

Related Information

Documentation: Pin-Out Files for Intel FPGAs

⁽⁵²⁾ For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.

Intel[®] MAX[®] 10 FPGA Device Datasheet





Symbol	Parameter	Mode	-16,	-I6, -A6, -C7, -I7		-A7			-C8			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×4	40	_	300	40	-	300	40	-	300	Mbps
		×2	20	_	300	20	-	300	20	-	300	Mbps
		×1	10	_	300	10	_	300	10	_	300	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	-	55	%
TCCS ⁽⁵⁷⁾	Transmitter channel- to-channel skew	-	_	-	300	-	-	300	-	-	300	ps
t _{x Jitter} ⁽⁵⁸⁾	Output jitter (high- speed I/O performance pin)	_	_	_	425	-	_	425	-	-	425	ps
	Output jitter (low- speed I/O performance pin)	_	-	-	470	-	-	470	-	-	470	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	_	500	-	-	500	-	-	500	-	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	-	500	-	-	500	-	ps
t _{lock}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	_	_	1	_	_	1	_	_	1	ms

 $^{^{(57)}}$ TCCS specifications apply to I/O banks from the same side only.

 $^{^{(58)}}$ TX jitter is the jitter induced from core noise and I/O switching noise.



Emulated RSDS_E_1R Transmitter Timing Specifications

Table 39. Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated **RSDS_E_1R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	—	85	5	—	85	5	-	85	MHz
	performance pin)	×8	5	—	85	5	_	85	5	-	85	MHz
		×7	5	—	85	5	—	85	5	-	85	MHz
		×4	5	_	85	5	_	85	5		85	MHz
		×2	5	—	85	5	_	85	5		85	MHz
		×1	5	_	170	5	_	170	5		170	MHz
HSIODR	Data rate (high-speed	×10	100	—	170	100	_	170	100	_	170	Mbps
	1/O performance pin)	×8	80	—	170	80	_	170	80		170	Mbps
		×7	70	_	170	70	_	170	70		170	Mbps
		×4	40	—	170	40	_	170	40		170	Mbps
		×2	20	—	170	20	—	170	20		170	Mbps
		×1	10	—	170	10	_	170	10	_	170	Mbps
f _{HSCLK}	Input clock frequency	×10	5	—	85	5	_	85	5		85	MHz
	performance pin)	×8	5	_	85	5	_	85	5	-	85	MHz
		×7	5	—	85	5	—	85	5	-	85	MHz
		×4	5	—	85	5	—	85	5		85	MHz
		×2	5	—	85	5	_	85	5	-	85	MHz
		×1	5	—	170	5	—	170	5	-	170	MHz
HSIODR	Data rate (low-speed	×10	100	-	170	100	_	170	100	—	170	Mbps
	1/O performance pin)	×8	80	—	170	80	_	170	80	—	170	Mbps
		×7	70	—	170	70	_	170	70	—	170	Mbps
											con	tinued



True LVDS Transmitter Timing

Single Supply Devices True LVDS Transmitter Timing Specifications

Table 41. True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

True **LVDS** transmitter is only supported at the bottom I/O banks.

Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	-	145	5	-	100	5	_	100	MHz
		×8	5	-	145	5	-	100	5	_	100	MHz
		×7	5	_	145	5	-	100	5	_	100	MHz
		×4	5	_	145	5	-	100	5	_	100	MHz
		×2	5	_	145	5	-	100	5	_	100	MHz
		×1	5	_	290	5	-	200	5	_	200	MHz
HSIODR	Data rate	×10	100	_	290	100	-	200	100	_	200	Mbps
		×8	80	_	290	80	-	200	80	_	200	Mbps
		×7	70	_	290	70	-	200	70	_	200	Mbps
		×4	40	_	290	40	-	200	40	_	200	Mbps
		×2	20	_	290	20	-	200	20	_	200	Mbps
		×1	10	_	290	10	-	200	10	_	200	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	_	55	%
TCCS ⁽⁶³⁾	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} ⁽⁶⁴⁾	Output jitter	_	-	-	1,000	—	-	1,000	_	—	1,000	ps
											con	tinued

⁽⁶³⁾ TCCS specifications apply to I/O banks from the same side only.

⁽⁶⁴⁾ TX jitter is the jitter induced from core noise and I/O switching noise.



Symbol	Parameter	Mode		-16		-A	-A6, -C7, -I7			-A7			Unit		
			Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Мах	
		×1	10	-	360	10	-	350	10	-	320	10	_	320	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	45	_	55	%
TCCS ⁽⁶⁵⁾	Transmitter channel-to- channel skew	-	_	_	300	_	_	300	_	_	300	_	_	300	ps
t _x _{Jitter} (66)	Output jitter	_	—	_	380	_	_	380	_	_	380	_	_	380	ps
t _{RISE}	Rise time	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	-	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	-	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	_	_	1	ms

⁽⁶⁵⁾ TCCS specifications apply to I/O banks from the same side only.

⁽⁶⁶⁾ TX jitter is the jitter induced from core noise and I/O switching noise.



Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

Single Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications

Table 43. Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

Emulated LVDS_E_3R transmitters are supported at the output pin of all I/O banks.

Symbol	Parameter	Mode		-C7, -I7			-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	_	142.5	5	-	100	5	_	100	MHz
	(high-speed I/O performance pin)	×8	5	-	142.5	5	_	100	5	_	100	MHz
	-	×7	5	-	142.5	5	_	100	5	_	100	MHz
		×4	5	_	142.5	5	_	100	5	_	100	MHz
		×2	5	_	142.5	5	_	100	5	_	100	MHz
		×1	5	_	285	5	_	200	5	_	200	MHz
HSIODR	Data rate (high-speed	×10	100	_	285	100	_	200	100	_	200	Mbps
I/O performa	1/O performance pin)	×8	80	-	285	80	_	200	80	_	200	Mbps
	-	×7	70	_	285	70	_	200	70	_	200	Mbps
		×4	40	-	285	40	_	200	40	_	200	Mbps
		×2	20	-	285	20	_	200	20	_	200	Mbps
		×1	10	-	285	10	_	200	10	_	200	Mbps
f _{HSCLK}	Input clock frequency	×10	5	-	100	5	_	100	5	_	100	MHz
	(low-speed I/O performance pin)	×8	5	_	100	5	_	100	5	_	100	MHz
		×7	5	_	100	5	_	100	5	_	100	MHz
		×4	5	_	100	5	_	100	5	_	100	MHz
		×2	5	_	100	5	_	100	5	_	100	MHz
		×1	5	_	200	5	_	200	5	_	200	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	-	200	100	_	200	100	_	200	Mbps
			,		•						con	tinued



Symbol	Parameter	Mode		-C7, -I7			-A7			- C 8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	-	200	80	-	200	80	-	200	Mbps
		×7	70	-	200	70	-	200	70	-	200	Mbps
		×4	40	-	200	40	-	200	40	-	200	Mbps
		×2	20	-	200	20	-	200	20	-	200	Mbps
		×1	10	-	200	10	-	200	10	-	200	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	-	45	-	55	45	_	55	45	_	55	%
TCCS ⁽⁶⁷⁾	Transmitter channel- to-channel skew	_	-	-	300	-	-	300	-	_	300	ps
t _{x Jitter} ⁽⁶⁸⁾	Output jitter	-	_	-	1,000	-	-	1,000	-	-	1,000	ps
t _{RISE}	Rise time	20 - 80%, C _{LOAD} = 5 pF	-	500	-	-	500	-	-	500	-	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	-	-	500	-	-	500	-	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $^{(67)}$ TCCS specifications apply to I/O banks from the same side only.

⁽⁶⁸⁾ TX jitter is the jitter induced from core noise and I/O switching noise.



Remote System Upgrade Circuitry Timing Specifications

Table 50. Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices

Parameter	Device	Minimum	Maximum	Unit
t _{MAX_RU_CLK}	All	—	40	MHz
t _{RU_nCONFIG}	10M02, 10M04, 10M08, 10M16, 10M25	250	_	ns
	10M40, 10M50	350	—	ns
t _{RU_nRSTIMER}	10M02, 10M04, 10M08, 10M16, 10M25	300	—	ns
	10M40, 10M50	500	_	ns

User Watchdog Internal Circuitry Timing Specifications

Table 51. User Watchdog Timer Specifications for Intel MAX 10 Devices

The specifications are subject to PVT changes.

Parameter	Device	Minimum	Typical	Maximum	Unit
User watchdog frequency	10M02, 10M04, 10M08, 10M16, 10M25	3.4	5.1	7.3	MHz
	10M40, 10M50	2.2	3.3	4.8	MHz

Uncompressed Raw Binary File (.rbf) Sizes

Table 52. Uncompressed .rbf Sizes for Intel MAX 10 Devices

Device	CFM Data	Size (bits)
	Without Memory Initialization	With Memory Initialization
10M02	554,000	_
10M04	1,540,000	1,880,000
10M08	1,540,000	1,880,000
10M16	2,800,000	3,430,000
		continued



Device	CFM Data	Size (bits)
	Without Memory Initialization	With Memory Initialization
10M25	4,140,000	4,780,000
10M40	7,840,000	9,670,000
10M50	7,840,000	9,670,000

Internal Configuration Time

The internal configuration time measurement is from the rising edge of nSTATUS signal to the rising edge of $CONF_DONE$ signal.

Table 53. Internal Configuration Time for Intel MAX 10 Devices (Uncompressed .rbf)

Device	Internal Configuration Time (ms)										
		Unenci	rypted		Encrypted						
	Without Memor	y Initialization	With Memory	Initialization	Without Memor	y Initialization	With Memory Initialization				
	Min	Max	Min	Мах	Min	Max	Min	Мах			
10M02	0.3	1.7	_	-	1.7	5.4	_	—			
10M04	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6			
10M08	0.6	2.7	1.0	3.4	5.0	15.0	6.8	19.6			
10M16	1.1	3.7	1.4	4.5	9.3	25.3	11.7	31.5			
10M25	1.0	3.7	1.3	4.4	14.0	38.1	16.9	45.7			
10M40	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6			
10M50	2.6	6.9	3.2	9.8	41.5	112.1	51.7	139.6			



Glossary

Table 59.Glossary

Term	Definition
JTAG Timing Specifications	TMS TDI $t_{JCP} \rightarrow t_{JCL} \rightarrow t_{JPSU} \rightarrow t_{JPH}$ TCK $t_{JPZX} \rightarrow t_{JPCO} \rightarrow t_{JPXZ}$
RL	Receiver differential input discrete resistor (external to Intel MAX 10 devices).
RSKM (Receiver input skew margin)	HIGH-SPEED I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.
Sampling window (SW)	HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.
Single-ended voltage referenced I/O standard	The AC input signal values indicate the voltage levels at which the receiver must meet its timing specifications. The DC input signal values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.
t _C	High-speed receiver/transmitter input and output clock period.
TCCS (Channel-to- channel-skew)	HIGH-SPEED I/O block: The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.
t _{cin}	Delay from clock pad to I/O input register.
t _{co}	Delay from clock pad to I/O output.
t _{cout}	Delay from clock pad to I/O output register.
	continued



Term	Definition
V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.
V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. $V_{OD} = V_{OH} - V_{OL}$.
V _{OH}	Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.
V _{OL}	Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.
V _{os}	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$.
V _{OX (AC)}	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
V _{REF}	Reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V _{REF(AC)}	AC input reference voltage for SSTL, HSTL, and HSUL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + noise$. The peak-to-peak AC noise on V_{REF} should not exceed 2% of $V_{REF(DC)}$.
V _{REF(DC)}	DC input reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V _{SWING (AC)}	AC differential input voltage: AC Input differential voltage required for switching.
V _{SWING (DC)}	DC differential input voltage: DC Input differential voltage required for switching.
VTT	Termination voltage for SSTL, HSTL, and HSUL I/O Standards.
V _{X (AC)}	AC differential Input cross point voltage: The voltage at which the differential input signals must cross.

Document Revision History for the Intel MAX 10 FPGA Device Datasheet

Document Version	Changes
2018.06.29	 Removed links on instant-on feature. Added JTAG timing specifications term in <i>Glossary</i>. Renamed the following IP cores as per Intel rebranding: Renamed Altera Modular ADC IP core to Modular ADC core Intel FPGA IP core. Renamed Altera Modular Dual ADC IP core to Modular Dual ADC core Intel FPGA IP core.



Date	Version	Changes
December 2017	2017.12.15	 Removed the units for "Input resistance" and "Input capacitance" parameters in the following tables: ADC Performance Specifications for Intel MAX 10 Single Supply Devices ADC Performance Specifications for Intel MAX 10 Dual Supply Devices Removed the specification with memory initialization for 10M02 device in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table.
June 2017	2017.06.16	 Added notes for T_J for Industrial and Automotive devices in Recommended Operating Conditions for Intel MAX 10 Devices table. Updated the parameter in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table. Changed "Performance" to "Frequency" in UFM Performance Specifications for Intel MAX 10 Devices table. Removed PowerPlay text from tool name.
February 2017	2017.02.21	Rebranded as Intel.
October 2016	2016.10.31	 Updated the note to the Intel MAX 10 Device Grades and Speed Grades Supported table. Updated the Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices table.
May 2016	2016.05.02	 Updated t_{RAMP} specifications in Recommended Operating Conditions for Intel MAX 10 Devices table. Removed standard POR and fast POR specifications. Updated maximum value from 3 ms to 10 ms and added a not for the minimum value. Added Supply Current and Power Consumption section. Added the following tables: Memory Standards Supported by the Soft Memory Controller for Intel MAX 10 Devices Internal Configuration Timing Parameter for Intel MAX 10 Devices Removed POR Delay Specifications for Intel MAX 10 Devices table. Updated the description in the Internal Configuration Time section. Updated the following tables: Internal Configuration Time for Intel MAX 10 Devices (Uncompressed .rbf) Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)
		continued



Date	Version	Changes
May 2015	2015.05.04	 Updated a note to V_{CCIO} for both single supply and dual supply power supplies recommended operating conditions tables. Note updated: V_{CCIO} for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities.
		Updated Example for OCT Resistance Calculation after Calibration at Device Power-Up.
		 Removed a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table. BLVDS is now supported in Intel MAX 10 single supply devices. Note removed: BLVDS TX is not supported in single supply devices.
		Updated ADC Performance Specifications for both single supply and dual supply devices.
		– Changed the symbol for Operating junction temperature range parameter from T_A to T_J .
		 Edited sampling rate maximum value from 1000 kSPS to 1 MSPS.
		 Added a note to analog input voltage parameter.
		- Removed input frequency, f _{IN} specification.
		 Updated the condition for DNL specification: External V_{REF}, no missing code. Added DNL specification for condition: Internal V_{REF}, no missing code.
		 Added notes to AC accuracy specifications that the value with prescalar enabled is 6dB less than the specification.
		 Added a note to On-Chip Temperature Sensor (absolute accuracy) parameter about the averaging calculation.
		Updated ADC Performance Specifications for Intel MAX 10 Single Supply Devices table.
		 Added condition for On-Chip Temperature Sensor (absolute accuracy) parameter: with 64 samples averaging.
		Updated ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table.
		 Updated Digital Supply Voltage minimum value from 1.14 V to 1.15 V and maximum value from 1.26 V to 1.25 V.
		 Updated f_{HSCLK} and HSIODR specifications for –A7 speed grade in the following tables:
		 True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices
		 True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices
		 Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		 LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices
		 LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
	•	continued



Date	Version	Changes
		 Updated TCCS specifications in the following tables: True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True PDDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True RNI-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices True LVDS Transmitter Timi
January 2015	2015.01.23	 Removed a note to V_{CCA} in Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices table. This note is not valid: All V_{CCA} pins must be connected together for EQFP package. Corrected the maximum value for t_{OUTJITTER_CCJ_IO} (F_{OUT} ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel MAX 10 Devices table.
December 2014	2014.12.15	 Restructured Programming/Erasure Specifications for Intel MAX 10 Devices table to add temperature specifications that affect the data retention duration. Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A. Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.
		continued