
### Intel - 10M50DCF256I7G Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	3125
Number of Logic Elements/Cells	50000
Total RAM Bits	1677312
Number of I/O	178
Number of Gates	·
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10m50dcf256i7g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Contents

ntel <sup>®</sup> MAX <sup>®</sup> 10 FPGA Device Datasheet	3
Electrical Characteristics	
Operating Conditions	4
Switching Characteristics	25
Core Performance Specifications	
Periphery Performance Specifications	
Configuration Specifications	
JTAG Timing Parameters	58
Remote System Upgrade Circuitry Timing Specifications	59
User Watchdog Internal Circuitry Timing Specifications	
Uncompressed Raw Binary File (.rbf) Sizes	
Internal Configuration Time	60
Internal Configuration Timing Parameter	61
I/O Timing	61
Programmable IOE Delay	62
Programmable IOE Delay On Row Pins	
Programmable IOE Delay for Column Pins	63
Glossary	64
Document Revision History for the Intel MAX 10 FPGA Device Datasheet	66



# **Operating Conditions**

Intel MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel MAX 10 devices, you must consider the operating requirements described in this section.

#### **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Intel MAX 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

**Caution:** Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

#### **Single Supply Devices Absolute Maximum Ratings**

#### Table 2. Absolute Maximum Ratings for Intel MAX 10 Single Supply Devices

Symbol	Parameter	Min	Мах	Unit
V <sub>CC_ONE</sub>	Supply voltage for core and periphery through on-die voltage regulator	-0.5	3.9	V
V <sub>CCIO</sub>	Supply voltage for input and output buffers	-0.5	3.9	V
V <sub>CCA</sub>	Supply voltage for phase-locked loop (PLL) regulator and analog-to- digital converter (ADC) block (analog)	-0.5	3.9	V

#### **Dual Supply Devices Absolute Maximum Ratings**

#### Table 3. Absolute Maximum Ratings for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Min	Мах	Unit	
V <sub>CC</sub>	Supply voltage for core and periphery	-0.5	1.63	V	
V <sub>CCIO</sub>	Supply voltage for input and output buffers	-0.5	3.9	V	
V <sub>CCA</sub>	Supply voltage for PLL regulator (analog)	-0.5	3.41	V	



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(1)</sup>	Supply voltage for PLL regulator and ADC block (analog)	_	2.85/3.135	3.0/3.3	3.15/3.465	V

#### **Dual Supply Devices Power Supplies Recommended Operating Conditions**

#### Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V <sub>CC</sub>	Supply voltage for core and periphery	-	1.15	1.2	1.25	V
V <sub>CCIO</sub> <sup>(3)</sup>	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCA</sub> <sup>(4)</sup>	Supply voltage for PLL regulator (analog)	_	2.375	2.5	2.625	V
V <sub>CCD_PLL</sub> <sup>(5)</sup>	Supply voltage for PLL regulator (digital)	_	1.15	1.2	1.25	V
V <sub>CCA_ADC</sub>	Supply voltage for ADC analog block	_	2.375	2.5	2.625	V
V <sub>CCINT</sub>	Supply voltage for ADC digital block	_	1.15	1.2	1.25	V

<sup>&</sup>lt;sup>(3)</sup>  $V_{CCIO}$  for all I/O banks must be powered up during user mode because  $V_{CCIO}$  I/O banks are used for the ADC and I/O functionalities.

 $<sup>^{(4)}</sup>$  All V<sub>CCA</sub> pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

 $<sup>^{(5)}</sup>$  V<sub>CCD PLL</sub> must always be connected to V<sub>CC</sub> through a decoupling capacitor and ferrite bead.



#### **Recommended Operating Conditions**

#### Table 8. Recommended Operating Conditions for Intel MAX 10 Devices

Symbol	Parameter	Condition	Min	Max	Unit
VI	DC input voltage	-	-0.5	3.6	V
Vo	Output voltage for I/O pins	—	0	V <sub>CCIO</sub>	V
Тј	Operating junction temperature	Commercial	0	85	°C
		Industrial	-40 <sup>(6)</sup>	100	°C
		Automotive	-40 <sup>(6)</sup>	125	°C
t <sub>RAMP</sub>	Power supply ramp time	-	(7)	10	ms
I <sub>Diode</sub>	Magnitude of DC current across PCI* clamp diode when enabled	_	_	10	mA

### **Programming/Erasure Specifications**

#### Table 9. Programming/Erasure Specifications for Intel MAX 10 Devices

This table shows the programming cycles and data retention duration of the user flash memory (UFM) and configuration flash memory (CFM) blocks.

For more information about data retention duration with 10,000 programming cycles for automotive temperature devices, contact your Intel quality representative.

Erase and reprogram cycles (E/P) <sup>(8)</sup> (Cycles/ page)	Temperature (°C)	Data retention duration (Years)
10,000	85	20
10,000	100	10

<sup>&</sup>lt;sup>(6)</sup> -40°C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time.

<sup>(7)</sup> There is no absolute minimum value for the ramp time requirement. Intel characterized the minimum ramp time at 200  $\mu$ s.

<sup>(8)</sup> The number of E/P cycles applies to the smallest possible flash block that can be erased or programmed in each Intel MAX 10 device. Each Intel MAX 10 device has multiple flash pages per device.



#### **DC Characteristics**

#### Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

#### **Related Information**

- Early Power Estimator User Guide Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook Provides more information about power estimation tools.

#### I/O Pin Leakage Current

The values in the table are specified for normal device operation. The values vary during device power-up. This applies for all  $V_{CCIO}$  settings (3.3, 3.0, 2.5, 1.8, 1.5, 1.35, and 1.2 V).

10  $\mu$ A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on.

Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.

#### Table 10. I/O Pin Leakage Current for Intel MAX 10 Devices

Symbol	Parameter	Condition	Min	Мах	Unit
II	Input pin leakage current	$V_{\rm I}$ = 0 V to V <sub>CCIOMAX</sub>	-10	10	μΑ
I <sub>OZ</sub>	Tristated I/O pin leakage current	$V_{O} = 0 V$ to $V_{CCIOMAX}$	-10	10	μΑ



#### Table 15. OCT Variation after Calibration at Device Power-Up for Intel MAX 10 Devices

This table lists the change percentage of the OCT resistance with voltage and temperature.

Description	Nominal Voltage	dR/dT (%/°C)	dR/dV (%/mV)
OCT variation after calibration at device power-up	3.00	0.25	-0.027
	2.50	0.245	-0.04
	1.80	0.242	-0.079
	1.50	0.235	-0.125
	1.35	0.229	-0.16
	1.20	0.197	-0.208

#### Figure 1. Equation for OCT Resistance after Calibration at Device Power-Up

 $\Delta R_V = (V_2 - V_1) \times 1000 \times dR/dV$   $\Delta R_T = (T_2 - T_1) \times dR/dT$ For  $\Delta R_X < 0$ ;  $MF_X = 1/(|\Delta R_X|/100 + 1)$ For  $\Delta R_X > 0$ ;  $MF_X = \Delta R_X/100 + 1$   $MF = MF_V \times MF_T$  $R_{final} = R_{initial} \times MF$ 

The definitions for equation are as follows:

- T<sub>1</sub> is the initial temperature.
- T<sub>2</sub> is the final temperature.
- MF is multiplication factor.
- R<sub>initial</sub> is initial resistance.
- R<sub>final</sub> is final resistance.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	—	—	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on areset signal.	—	10	—	—	ns
t <sub>CONFIGPLL</sub>	Time required to reconfigure scan chains for PLLs	_	_	3.5 <sup>(32)</sup>	_	SCANCLK cycles
f <sub>SCANCLK</sub>	scanclk frequency	_	_	_	100	MHz

#### Table 28. PLL Specifications for Intel MAX 10 Single Supply Devices

For V36 package, the PLL specification is based on single supply devices.

Symbol	Parameter	Condition	Мах	Unit
t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31)	Dedicated clock output period jitter	$F_{OUT} \ge 100 \text{ MHz}$	660	ps
		F <sub>OUT</sub> < 100 MHz	66	mUI
t <sub>OUTJITTER_CCJ_DEDCLK</sub> (31)	Dedicated clock output cycle-to-cycle jitter	$F_{OUT} \ge 100 \text{ MHz}$	660	ps
		F <sub>OUT</sub> < 100 MHz	66	mUI

### Table 29. PLL Specifications for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Мах	Unit
t <sub>OUTJITTER_PERIOD_DEDCLK</sub> (31)	Dedicated clock output period jitter	$F_{OUT} \ge 100 \text{ MHz}$	300	ps
		F <sub>OUT</sub> < 100 MHz	30	mUI
toutjitter_CCJ_DEDCLK (31)	Dedicated clock output cycle-to-cycle jitter	F <sub>OUT</sub> ≥ 100 MHz	300	ps
		F <sub>OUT</sub> < 100 MHz	30	mUI

<sup>&</sup>lt;sup>(32)</sup> With 100 MHz scanclk frequency.



	Parameter	Symbol	Condition	Min	Тур	Max	Unit
Conversion Rate (52)	Conversion time	-	Single measurement	_	—	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	_	_	1	Cycle

#### **Related Information**

SPICE Models for Intel FPGAs

# **Periphery Performance Specifications**

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

#### **High-Speed I/O Specifications**

For more information about the high-speed and low-speed I/O performance pins, refer to the respective device pin-out files.

#### **Related Information**

Documentation: Pin-Out Files for Intel FPGAs

<sup>&</sup>lt;sup>(52)</sup> For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.



#### True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

#### Single Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

#### Table 37. True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices

True RSDS transmitter is only supported at bottom I/O banks. Emulated RSDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	, -17		-A7			- <b>C8</b>		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	1
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(high-speed I/O performance pin)	×8	5	_	50	5	-	50	5	-	50	MHz
		×7	5	-	50	5	-	50	5	-	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	-	50	5	-	50	5	-	50	MHz
		×1	5	_	100	5	-	100	5	-	100	MHz
HSIODR		×10	100	-	100	100	-	100	100	-	100	Mbps
	I/O performance pin)	×8	80	_	100	80	-	100	80	-	100	Mbps
		×7	70	-	100	70	-	100	70	-	100	Mbps
		×4	40	_	100	40	-	100	40	-	100	Mbps
		×2	20	_	100	20	-	100	20	-	100	Mbps
		×1	10	-	100	10	-	100	10	-	100	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	-	50	5	-	50	5	-	50	MHz
	(low-speed I/O performance pin)	×8	5	-	50	5	-	50	5	-	50	MHz
		×7	5	_	50	5	-	50	5	-	50	MHz
		×4	5	_	50	5	-	50	5	-	50	MHz
		×2	5	_	50	5	-	50	5	-	50	MHz
		×1	5	_	100	5	-	100	5	-	100	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	-	100	100	-	100	100	-	100	Mbps
	1									·	сог	ntinued

#### Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- <b>C</b> 8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	-	100	80	-	100	80	-	100	Mbps
		×7	70	-	100	70	-	100	70	-	100	Mbps
		×4	40	-	100	40	-	100	40	-	100	Mbps
		×2	20	-	100	20	-	100	20	-	100	Mbps
		×1	10	-	100	10	-	100	10	-	100	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	-	55	45	-	55	45	-	55	%
TCCS <sup>(55)</sup>	Transmitter channel- to-channel skew	-	_	-	300	-	-	300	_	_	300	ps
t <sub>x Jitter</sub> (56)	Output jitter (high- speed I/O performance pin)	_	_	-	425	-	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	-	—	-	470	-	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	-	500	-	_	500	-	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	-	500	-	_	500	-	ps
t <sub>LOCK</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	-	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{\</sup>rm (55)}$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(56)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



#### Dual Supply Devices True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications

#### Table 38. True RSDS and Emulated RSDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True **RSDS** transmitter is only supported at bottom I/O banks. Emulated **RSDS** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	-17		-A7			<b>-C8</b>		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	]
f <sub>HSCLK</sub>	Input clock frequency	×10	5	-	155	5	-	155	5	-	155	MHz
	(high-speed I/O performance pin)	×8	5	-	155	5	_	155	5	-	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	-	155	5	-	155	5	-	155	MHz
		×2	5	-	155	5	_	155	5	-	155	MHz
		×1	5	-	310	5	-	310	5	-	310	MHz
HSIODR	Data rate (high-speed	×10	100	-	310	100	-	310	100	-	310	Mbps
	I/O performance pin)	×8	80	-	310	80	-	310	80	-	310	Mbps
		×7	70	-	310	70	-	310	70	-	310	Mbps
		×4	40	-	310	40	-	310	40	-	310	Mbps
		×2	20	-	310	20	-	310	20	-	310	Mbps
		×1	10	-	310	10	-	310	10	-	310	Mbps
f <sub>HSCLK</sub>	Input clock frequency (low-speed I/O	×10	5	-	150	5	-	150	5	-	150	MHz
	performance pin)	×8	5	-	150	5	-	150	5	-	150	MHz
		×7	5	-	150	5	-	150	5	-	150	MHz
		×4	5	-	150	5	-	150	5	-	150	MHz
		×2	5	-	150	5	-	150	5	-	150	MHz
		×1	5	-	300	5	-	300	5	-	300	MHz
HSIODR		×10	100	-	300	100	-	300	100	-	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	-	300	70	-	300	70	-	300	Mbps
	· · ·				•					•	cor	ntinued



## Emulated RSDS\_E\_1R Transmitter Timing Specifications

#### Table 39. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated **RSDS\_E\_1R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	, -17		-A7			<b>-C8</b>		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f <sub>HSCLK</sub>	Input clock frequency	×10	5	-	85	5	-	85	5	-	85	MHz
	(high-speed I/O performance pin)	×8	5	-	85	5	_	85	5	-	85	MHz
		×7	5	_	85	5	_	85	5	_	85	MHz
		×4	5	-	85	5	_	85	5	-	85	MHz
		×2	5	_	85	5	_	85	5	_	85	MHz
		×1	5	_	170	5	_	170	5	-	170	MHz
HSIODR	Data rate (high-speed	×10	100	-	170	100	_	170	100	-	170	Mbps
	I/O performance pin)	×8	80	_	170	80	_	170	80	_	170	Mbps
		×7	70	-	170	70	-	170	70	-	170	Mbps
		×4	40	_	170	40	_	170	40	_	170	Mbps
		×2	20	-	170	20	-	170	20	-	170	Mbps
		×1	10	_	170	10	-	170	10	-	170	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	85	5	_	85	5	-	85	MHz
	(low-speed I/O performance pin)	×8	5	-	85	5	-	85	5	-	85	MHz
		×7	5	_	85	5	_	85	5	_	85	MHz
		×4	5	-	85	5	-	85	5	-	85	MHz
		×2	5	-	85	5	_	85	5	-	85	MHz
		×1	5	_	170	5	_	170	5	-	170	MHz
HSIODR	Data rate (low-speed	×10	100	-	170	100	-	170	100	-	170	Mbps
	I/O performance pin)	×8	80	_	170	80	_	170	80	-	170	Mbps
		×7	70	-	170	70	-	170	70	-	170	Mbps
											con	tinued



#### True Mini-LVDS and Emulated Mini-LVDS\_E\_3R Transmitter Timing Specifications

# Table 40. True Mini-LVDS and Emulated Mini-LVDS\_E\_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True **mini-LVDS** transmitter is only supported at the bottom I/O banks. Emulated **mini-LVDS\_E\_3R** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7	, -17		-A7			<b>-C8</b>		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	-
f <sub>HSCLK</sub>	Input clock frequency	×10	5	_	155	5	-	155	5	-	155	MHz
	(high-speed I/O performance pin)	×8	5	-	155	5	-	155	5	-	155	MHz
		×7	5	_	155	5	_	155	5	-	155	MHz
		×4	5	-	155	5	-	155	5	-	155	MHz
		×2	5	-	155	5	-	155	5	-	155	MHz
		×1	5	-	310	5	-	310	5	-	310	MHz
HSIODR	Data rate (high-speed	×10	100	-	310	100	-	310	100	-	310	Mbps
	I/O performance pin)	×8	80	_	310	80	_	310	80	-	310	Mbps
		×7	70	-	310	70	-	310	70	-	310	Mbps
		×4	40	-	310	40	-	310	40	-	310	Mbps
		×2	20	-	310	20	-	310	20	-	310	Mbps
		×1	10	-	310	10	-	310	10	-	310	Mbps
f <sub>HSCLK</sub>	Input clock frequency	×10	5	-	150	5	-	150	5	-	150	MHz
	(low-speed I/O performance pin)	×8	5	-	150	5	-	150	5	-	150	MHz
		×7	5	-	150	5	-	150	5	-	150	MHz
		×4	5	-	150	5	-	150	5	-	150	MHz
		×2	5	-	150	5	-	150	5	-	150	MHz
		×1	5	-	300	5	-	300	5	-	300	MHz
HSIODR	Data rate (low-speed	×10	100	-	300	100	-	300	100	-	300	Mbps
	I/O performance pin)	×8	80	-	300	80	-	300	80	-	300	Mbps
	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	•				•		•	cor	tinued

#### Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			- <b>C8</b>		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×7	70	_	300	70	_	300	70	_	300	Mbps
		×4	40	_	300	40	-	300	40	_	300	Mbps
		×2	20	—	300	20	—	300	20	—	300	Mbps
		×1	10	_	300	10	-	300	10	_	300	Mbps
t <sub>DUTY</sub>	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS <sup>(61)</sup>	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t <sub>x Jitter</sub> <sup>(62)</sup>	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	—	_	470	_	_	470	_	_	470	ps
t <sub>RISE</sub>	Rise time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	_	500	-	_	500	_	ps
t <sub>FALL</sub>	Fall time	20 - 80%, C <sub>LOAD</sub> = 5 pF	_	500	-	_	500	-	_	500	_	ps
t <sub>lock</sub>	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $<sup>^{\</sup>rm (61)}$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{\</sup>rm (62)}$  TX jitter is the jitter induced from core noise and I/O switching noise.



#### **Memory Output Clock Jitter Specifications**

Intel MAX 10 devices support external memory interfaces up to 303 MHz. The external memory interfaces for Intel MAX 10 devices calibrate automatically.

The memory output clock jitter measurements are for 200 consecutive clock cycles.

The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a PHY clock network.

DDR3 and LPDDR2 SDRAM memory interfaces are only supported on the fast speed grade device.

#### Table 48. Memory Output Clock Jitter Specifications for Intel MAX 10 Devices

Parameter	Symbol	-6 Spee	d Grade	-7 Spee	Unit	
		Min	Max	Min	Max	
Clock period jitter	t <sub>JIT(per)</sub>	-127	127	-215	215	ps
Cycle-to-cycle period jitter	t <sub>JIT(cc)</sub>	_	242	_	360	ps

#### **Related Information**

#### Literature: External Memory Interfaces

Provides more information about external memory system performance specifications, board design guidelines, timing analysis, simulation, and debugging information.

# **Configuration Specifications**

This section provides configuration specifications and timing for Intel MAX 10 devices.



# **JTAG Timing Parameters**

#### Table 49. JTAG Timing Parameters for Intel MAX 10 Devices

The values are based on  $C_L = 10 \text{ pF of TDO}$ .

The affected Boundary Scan Test (BST) instructions are SAMPLE/PRELOAD, EXTEST, INTEST, and CHECK\_STATUS.

Symbol	Parameter	Non-BST and non-	-CONFIG_IO Operation	BST and C	ONFIG_IO Operation	Unit
		Minimum	Maximum	Minimum	Maximum	
t <sub>JCP</sub>	TCK clock period	40	-	50	-	ns
t <sub>JCH</sub>	TCK clock high time	20	-	25	-	ns
t <sub>JCL</sub>	TCK clock low time	20	-	25	-	ns
t <sub>JPSU_TDI</sub>	JTAG port setup time	2	-	2	-	ns
t <sub>JPSU_TMS</sub>	JTAG port setup time	3	-	3	-	ns
t <sub>JPH</sub>	JTAG port hold time	10	-	10	-	ns
t <sub>JPCO</sub>	JTAG port clock to output	_	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	_	• 18 (for $V_{CCIO} = 3.3, 3.0,$ and 2.5 V) • 20 (for $V_{CCIO} = 1.8$ and 1.5 V)	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output	-	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	_	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	-	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	_	<ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul>	ns



# Glossary

# Table 59.Glossary

Term	Definition
JTAG Timing Specifications	TMS TDI $t_{JCP} \rightarrow t_{JPSU} \rightarrow t_{JPH}$ TCK $t_{JPZX} \leftarrow t_{JPCO} \leftarrow t_{JPXZ}$
RL	Receiver differential input discrete resistor (external to Intel MAX 10 devices).
RSKM (Receiver input skew margin)	HIGH-SPEED I/O block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI – SW – TCCS) / 2.
Sampling window (SW)	HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window.
Single-ended voltage referenced I/O standard	The AC input signal values indicate the voltage levels at which the receiver must meet its timing specifications. The DC input signal values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.
t <sub>C</sub>	High-speed receiver/transmitter input and output clock period.
TCCS (Channel-to- channel-skew)	HIGH-SPEED I/O block: The timing difference between the fastest and slowest output edges, including t <sub>CO</sub> variation and clock skew. The clock is included in the TCCS measurement.
t <sub>cin</sub>	Delay from clock pad to I/O input register.
t <sub>co</sub>	Delay from clock pad to I/O output.
t <sub>cout</sub>	Delay from clock pad to I/O output register.
	continued



Term	Definition
V <sub>OCM</sub>	Output common mode voltage: The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. $V_{OD} = V_{OH} - V_{OL}$ .
V <sub>OH</sub>	Voltage output high: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level.
V <sub>OL</sub>	Voltage output low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level.
V <sub>OS</sub>	Output offset voltage: $V_{OS} = (V_{OH} + V_{OL}) / 2$ .
V <sub>OX (AC)</sub>	AC differential Output cross point voltage: The voltage at which the differential output signals must cross.
V <sub>REF</sub>	Reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>REF(AC)</sub>	AC input reference voltage for SSTL, HSTL, and HSUL I/O Standards. $V_{REF(AC)} = V_{REF(DC)} + noise$ . The peak-to-peak AC noise on $V_{REF}$ should not exceed 2% of $V_{REF(DC)}$ .
V <sub>REF(DC)</sub>	DC input reference voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>SWING (AC)</sub>	AC differential input voltage: AC Input differential voltage required for switching.
V <sub>SWING (DC)</sub>	DC differential input voltage: DC Input differential voltage required for switching.
V <sub>TT</sub>	Termination voltage for SSTL, HSTL, and HSUL I/O Standards.
V <sub>X (AC)</sub>	AC differential Input cross point voltage: The voltage at which the differential input signals must cross.

# **Document Revision History for the Intel MAX 10 FPGA Device Datasheet**

Document Version	Changes
2018.06.29	<ul> <li>Removed links on instant-on feature.</li> <li>Added JTAG timing specifications term in <i>Glossary</i>.</li> <li>Renamed the following IP cores as per Intel rebranding: <ul> <li>Renamed Altera Modular ADC IP core to Modular ADC core Intel FPGA IP core.</li> <li>Renamed Altera Modular Dual ADC IP core to Modular Dual ADC core Intel FPGA IP core.</li> </ul> </li> </ul>



Date	Version	Changes
January 2016	2016.01.22	Added description about automotive temperature devices in the Programming/Erasure Specifications table.
		Changed the pin capacitance to maximum values.
		Updated maximum TCCS specifications from 410 ps to 300 ps in the following tables:
		<ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li></li></ul>
		<ul> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		<ul> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul>
		<ul> <li>Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		- Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices
		Added new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices.
		<ul> <li>Updated maximum f<sub>HSCLK</sub> and HSIODR specifications for –A6, –C7, and –I7 speed grades in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices table.</li> </ul>
		Updated SW specifications in the following tables:
		<ul> <li>LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices</li> </ul>
		- LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
		<ul> <li>Updated maximum f<sub>HSCLK</sub> and HSIODR (high-speed I/O performance pin) specifications for -I6, -A6, -C7, -I7 speed grades in LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices table.</li> </ul>
		Removed Internal Configuration Time information in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table.
		Added Internal Configuration Time tables for uncompressed .rbf files and compressed .rbf files.
		Removed Preliminary tags for all tables.
November 2015	2015.11.02	Added description to Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame topic.
		Added ADC_VREF Pin Leakage Current for Intel MAX 10 Devices table.
		• Updated the condition for "Bus-hold high, sustaining current" parameter from " $V_{IN} < V_{IL}$ (minimum)" to " $V_{IN} < V_{IH}$ (minimum)" in Bus Hold Parameters table.
		continued

#### Intel<sup>®</sup> MAX<sup>®</sup> 10 FPGA Device Datasheet M10-DATASHEET | 2018.06.29



Date	Version	Changes
		<ul> <li>Added -A6 speed grade in the following tables:         <ul> <li>Intel MAX 10 Device Grades and Speed Grades Supported</li> <li>Series OCT without Calibration Specifications for Intel MAX 10 Devices</li> <li>Clock Tree Specifications for Intel MAX 10 Devices</li> <li>Embedded Multiplier Specifications for Intel MAX 10 Devices</li> <li>Memory Block Performance Specifications for Intel MAX 10 Devices</li> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>IOE Programmable Delay on Row Pins for Intel MAX 10 Devices</li> <li>UD Programmable Delay on Column Pins for Intel MAX 10 Devices</li> <li>Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.</li> </ul> </li> <li>Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.</li> <li>Updated the dual supply mode performance in Memory Block Performance Specifications for Intel MAX 10 Devices table.</li> <li>Updated the dual supply mode performance in Memory Block Performance Specifications for Intel MAX 10 Devices table.</li> <li>U</li></ul>
June 2015	2015.06.12	<ul> <li>Updated the maximum values in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.</li> <li>Removed Internal Weak Pull-Up Resistor equation.</li> <li>Updated the note for input resistance and input capacitance parameters in the ADC Performance Specifications table for both single supply and dual supply devices. Note: Download the SPICE models for simulation.</li> <li>Added a note to AC Accuracy - THD, SNR, and SINAD parameters in the ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. Note: When using internal V<sub>REF</sub>, THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.</li> <li>Updated clock period jitter and cycle-to-cycle period jitter parameters in the Memory Output Clock Jitter Specifications for Intel MAX 10 Devices table.</li> </ul>