

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	3125
Number of Logic Elements/Cells	50000
Total RAM Bits	1677312
Number of I/O	500
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/10m50dcf672c7g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Operating Conditions

Intel MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel MAX 10 devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for Intel MAX 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution:

Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Single Supply Devices Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings for Intel MAX 10 Single Supply Devices

Symbol	Parameter	Min	Max	Unit
V _{CC_ONE}	Supply voltage for core and periphery through on-die voltage regulator	-0.5	3.9	V
V _{CCIO}	Supply voltage for input and output buffers	-0.5	3.9	V
V _{CCA}	Supply voltage for phase-locked loop (PLL) regulator and analog-to-digital converter (ADC) block (analog)	-0.5	3.9	V

Dual Supply Devices Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply voltage for core and periphery	-0.5	1.63	V
V _{CCIO}	Supply voltage for input and output buffers	-0.5	3.9	V
V _{CCA}	Supply voltage for PLL regulator (analog)	-0.5	3.41	V
		<u>'</u>		continued

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Min	Max	Unit
V _{CCD_PLL}	Supply voltage for PLL regulator (digital)	-0.5	1.63	V
V _{CCA_ADC}	Supply voltage for ADC analog block	-0.5	3.41	V
V _{CCINT}	Supply voltage for ADC digital block	-0.5	1.63	V

Absolute Maximum Ratings

Table 4. Absolute Maximum Ratings for Intel MAX 10 Devices

Symbol	Parameter	Min	Max	Unit
V _I	DC input voltage	-0.5	4.12	V
I _{OUT}	DC output current per pin		25	mA
T _{STG}	Storage temperature	-65	150	°C
T _J	Operating junction temperature	-40	125	°C

Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.17 V can only be at 4.17 V for \sim 11.7% over the lifetime of the device; for a device lifetime of 11.4 years, this amounts to 1.33 years.

Table 5. Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame for Intel MAX 10 Devices

Condition (V)	Overshoot Duration as % of High Time	Unit
4.12	100.0	%
4.17	11.7	%
4.22	7.1	%
4.27	4.3	%
		continued

Intel® MAX® 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V _{CCA} (1)	Supply voltage for PLL regulator and ADC block (analog)	_	2.85/3.135	3.0/3.3	3.15/3.465	V

Dual Supply Devices Power Supplies Recommended Operating Conditions

Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{CC}	Supply voltage for core and periphery	_	1.15	1.2	1.25	V
V _{CCIO} (3)	Supply voltage for input and output buffers	3.3 V	3.135	3.3	3.465	V
		3.0 V	2.85	3	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	1.2825	1.35	1.4175	V
		1.2 V	1.14	1.2	1.26	V
V _{CCA} ⁽⁴⁾	Supply voltage for PLL regulator (analog)	_	2.375	2.5	2.625	V
V _{CCD_PLL} ⁽⁵⁾	Supply voltage for PLL regulator (digital)	_	1.15	1.2	1.25	V
V _{CCA_ADC}	Supply voltage for ADC analog block	_	2.375	2.5	2.625	V
V _{CCINT}	Supply voltage for ADC digital block	_	1.15	1.2	1.25	V

 $^{^{(3)}}$ V_{CCIO} for all I/O banks must be powered up during user mode because V_{CCIO} I/O banks are used for the ADC and I/O functionalities.

 $^{^{(4)}}$ All V_{CCA} pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

 $^{^{(5)}}$ V_{CCD_PLL} must always be connected to V_{CC} through a decoupling capacitor and ferrite bead.



Series OCT without Calibration Specifications

Table 13. Series OCT without Calibration Specifications for Intel MAX 10 Devices

This table shows the variation of on-chip termination (OCT) without calibration across process, voltage, and temperature (PVT).

Description	V _{CCIO} (V)	Resistance	Tolerance	Unit
		-C7, -I6, -I7, -A6, -A7	-C8	
Series OCT without calibration	3.00	±35	±30	%
	2.50	±35	±30	%
	1.80	±40	±35	%
	1.50	±40	±40	%
	1.35	±40	±50	%
	1.20	±45	±60	%

Series OCT with Calibration at Device Power-Up Specifications

Table 14. Series OCT with Calibration at Device Power-Up Specifications for Intel MAX 10 Devices

OCT calibration is automatically performed at device power-up for OCT enabled I/Os.

Description	V _{CCIO} (V)	Calibration Accuracy	Unit
Series OCT with calibration at device power-up	3.00	±12	%
	2.50	±12	%
	1.80	±12	%
	1.50	±12	%
	1.35	±12	%
	1.20	±12	%

OCT Variation after Calibration at Device Power-Up

The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up.

Use the following table and equation to determine the final OCT resistance considering the variations after calibration at device power-up.



Pin Capacitance

Table 16. Pin Capacitance for Intel MAX 10 Devices

Symbol	Parameter	Maximum	Unit
C _{IOB}	Input capacitance on bottom I/O pins	8	pF
C _{IOLRT}	Input capacitance on left/right/top I/O pins	7	pF
C _{LVDSB}	Input capacitance on bottom I/O pins with dedicated LVDS output ⁽⁹⁾	8	pF
C _{ADCL}	Input capacitance on left I/O pins with ADC input (10)	9	pF
C _{VREFLRT}	Input capacitance on left/right/top dual purpose $\rm V_{REF}$ pin when used as $\rm V_{REF}$ or user I/O pin $^{(11)}$	48	pF
C _{VREFB}	Input capacitance on bottom dual purpose V_{REF} pin when used as V_{REF} or user I/O pin	50	pF
C _{CLKB}	Input capacitance on bottom dual purpose clock input pins (12)	7	pF
C _{CLKLRT}	Input capacitance on left/right/top dual purpose clock input pins (12)	6	pF

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

⁽⁹⁾ Dedicated LVDS output buffer is only available at bottom I/O banks.


⁽¹⁰⁾ ADC pins are only available at left I/O banks.

When V_{REF} pin is used as regular input or output, F_{max} performance is reduced due to higher pin capacitance. Using the V_{REF} pin capacitance specification from device datasheet, perform SI analysis on your board setup to determine the F_{max} of your system.

^{(12) 10}M40 and 10M50 devices have dual purpose clock input pins at top/bottom I/O banks.



Figure 4. **Schmitt Trigger Input Standard Voltage Diagram**



I/O Standards Specifications

Tables in this section list input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Intel MAX 10 devices.

For minimum voltage values, use the minimum V_{CCIO} values. For maximum voltage values, use the maximum V_{CCIO} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.



Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 21. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel MAX 10 Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V) ⁽¹⁴⁾		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	1.19	1.25	1.31	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.7	1.8	1.9	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	
SSTL-135 Class I, II	1.283	1.35	1.45	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95	
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79	
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 × V _{CCIO}	0.5 × V _{CCIO} (15)	0.52 × V _{CCIO}	_	0.5 × V _{CCIO}	_	
				0.47 × V _{CCIO}	0.5 × V _{CCIO} (16)	0.53 × V _{CCIO}				
HSUL-12	1.14	1.2	1.3	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	_	_	_	

 $^{^{(14)}}$ V $_{TT}$ of transmitting device must track V $_{REF}$ of the receiving device.

 $^{^{(15)}}$ Value shown refers to DC input reference voltage, $V_{REF(DC)}$.

 $^{^{(16)}}$ Value shown refers to AC input reference voltage, $V_{REF(AC)}$.



Table 24. Differential HSTL and HSUL I/O Standards Specifications for Intel MAX 10 Devices

I/O Standard		V _{CCIO} (V)		V _{DIF(D}	c) (V)		V _{X(AC)} (V)			V _{CM(DC)} (V)		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.85	_	0.95	0.85	_	0.95	0.4
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.71	_	0.79	0.71	_	0.79	0.4
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO}	0.48 × V _{CCIO}	0.5 × V _{CCIO}	0.52 × V _{CCIO}	0.48 × V _{CCIO}	0.5 × V _{CCIO}	0.52 × V _{CCIO}	0.3
HSUL-12	1.14	1.2	1.3	0.26	_	0.5 × V _{CCIO} - 0.12	0.5 × V _{CCIO}	0.5 × V _{CCIO} + 0.12	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}	0.44

Differential I/O Standards Specifications

Table 25. Differential I/O Standards Specifications for Intel MAX 10 Devices

I/O Standard	,	V _{CCIO} (V)		V _{ID} (mV)	V _{ICM} (V) ⁽¹⁸⁾			V _{OD}	(mV) ⁽¹⁹)(20)	V _{OS} (V) ⁽¹⁹⁾		
	Min	Тур	Max	Min	Max	Min	Min Condition		Min	Тур	Max	Min	Тур	Max
LVPECL (21)	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.8	_	_	_	_	_	_
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.8						
						1.05	D _{MAX} > 700 Mbps	1.55						
LVDS	2.375	2.5	2.625	100	_	0.05	D _{MAX} ≤ 500 Mbps	1.8	247	_	600	1.125	1.25	1.375
						0.55	500 Mbps ≤ D _{MAX} ≤ 700 Mbps	1.8						

 $^{(18)}$ V_{IN} range: 0 V \leq V_{IN} \leq 1.85 V.

⁽¹⁹⁾ R_L range: $90 \le R_L \le 110 \Omega$.

 $^{(20)}$ Low V_{OD} setting is only supported for RSDS standard.

(21) LVPECL input standard is only supported at clock input. Output standard is not supported.



Core Performance Specifications

Clock Tree Specifications

Table 26. **Clock Tree Specifications for Intel MAX 10 Devices**

Device			Performance			Unit
	-16	-A6, -C7	-17	-A7	-C8	
10M02	450	416	416	382	402	MHz
10M04	450	416	416	382	402	MHz
10M08	450	416	416	382	402	MHz
10M16	450	416	416	382	402	MHz
10M25	450	416	416	382	402	MHz
10M40	450	416	416	382	402	MHz
10M50	450	416	416	382	402	MHz

PLL Specifications

Table 27. **PLL Specifications for Intel MAX 10 Devices**

 $V_{\text{CCD_PLL}}$ should always be connected to V_{CCINT} through decoupling capacitor and ferrite bead.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{IN} (28)	Input clock frequency	_	5	_	472.5	MHz
f _{INPFD}	Phase frequency detector (PFD) input frequency	_	5	_	325	MHz
						continued

⁽²⁸⁾ This parameter is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.



Embedded Multiplier Specifications

Table 30. Embedded Multiplier Specifications for Intel MAX 10 Devices

Mode	Number of Multipliers	Power Supply Mode		Performance		Unit
			-16	-A6, -C7, -I7, -A7	-C8	
9 × 9-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	310	260	210	MHz
18 × 18-bit multiplier	1	Single supply mode	198	183	160	MHz
		Dual supply mode	265	240	190	MHz

Memory Block Performance Specifications

Table 31. Memory Block Performance Specifications for Intel MAX 10 Devices

Memory	Mode	Resourc	es Used	Power Supply Mode		Performance		Unit
		LEs	M9K Memory		-16	-A6, -C7, -I7, -A7	-C8	
M9K Block	FIFO 256 × 36	47	1	Single supply mode	232	219	204	MHz
				Dual supply mode	330	300	250	MHz
	Single-port 256 × 36	0	1	Single supply mode	232	219	204	MHz
				Dual supply mode	330	300	250	MHz
	Simple dual-port 256 × 36	0	1	Single supply mode	232	219	204	MHz
	CLK			Dual supply mode	330	300	250	MHz
	True dual port 512 × 18	0	1	Single supply mode	232	219	204	MHz
	single CLK			Dual supply mode	330	300	250	MHz



F	Parameter	Symbol	Condition	Min	Тур	Max	Unit
	Integral non linearity	INL	_	-2	-	2	LSB
AC Accuracy	Total harmonic distortion	THD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	-65 ⁽³⁷⁾	_	_	dB
	Signal-to-noise ratio	SNR	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	54 ⁽³⁸⁾	_	_	dB
	Signal-to-noise and distortion	SINAD	$F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ PLL	53 ⁽³⁹⁾	_	_	dB
On-Chip Temperature	Temperature sampling rate	T _S	_	_	_	50	kSPS
Sensor	Absolute accuracy	_	-40 to 125°C, with 64 samples averaging	_	_	±10	°C
Conversion Rate (41)	Conversion time	_	Single measurement	_	_	1	Cycle
			Continuous measurement	_	_	1	Cycle
			Temperature measurement	-		1	Cycle

Related Information

SPICE Models for Intel FPGAs

 $^{^{\}left(37\right) }$ THD with prescalar enabled is 6dB less than the specification.

 $^{^{(38)}}$ SNR with prescalar enabled is 6dB less than the specification.

⁽³⁹⁾ SINAD with prescalar enabled is 6dB less than the specification.

⁽⁴⁰⁾ For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.

⁽⁴¹⁾ For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.



True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications

Table 36. True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

True PPDS transmitter is only supported at bottom I/O banks. Emulated PPDS transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK}	Input clock frequency	×10	5	_	155	5	_	155	5	_	155	MHz
	(high-speed I/O performance pin)	×8	5	_	155	5	_	155	5	_	155	MHz
		×7	5	_	155	5	_	155	5	_	155	MHz
		×4	5	_	155	5	_	155	5	_	155	MHz
		×2	5	_	155	5	_	155	5	_	155	MHz
		×1	5	_	310	5	_	310	5	_	310	MHz
HSIODR	Data rate (high-speed	×10	100	_	310	100	_	310	100	_	310	Mbps
	I/O performance pin)	×8	80	_	310	80	_	310	80	_	310	Mbps
		×7	70	_	310	70	_	310	70	_	310	Mbps
		×4	40	_	310	40	_	310	40	_	310	Mbps
		×2	20	_	310	20	_	310	20	_	310	Mbps
		×1	10	_	310	10	_	310	10	_	310	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
		×7	70	_	300	70	_	300	70	_	300	Mbps
			•		•		•	•		•	con	tinued



True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

Single Supply Devices True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications

True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices Table 37. True **RSDS** transmitter is only supported at bottom I/O banks. Emulated **RSDS** transmitter is supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f _{HSCLK}	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(high-speed I/O performance pin)	×8	5	_	50	5	_	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	_	50	5	_	50	5	_	50	MHz
		×1	5	_	100	5	_	100	5	_	100	MHz
HSIODR	Data rate (high-speed	×10	100	_	100	100	_	100	100	_	100	Mbps
	I/O performance pin)	×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	_	100	70	_	100	70	_	100	Mbps
		×4	40	_	100	40	_	100	40	_	100	Mbps
		×2	20	_	100	20	_	100	20	_	100	Mbps
		×1	10	_	100	10	_	100	10	_	100	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	50	5	_	50	5	_	50	MHz
	(low-speed I/O performance pin)	×8	5	_	50	5	_	50	5	_	50	MHz
		×7	5	_	50	5	_	50	5	_	50	MHz
		×4	5	_	50	5	_	50	5	_	50	MHz
		×2	5	_	50	5	_	50	5	_	50	MHz
		×1	5	_	100	5	_	100	5	_	100	MHz
HSIODR	Data rate (low-speed I/O performance pin)	×10	100	_	100	100	_	100	100	_	100	Mbps
	· '				•	'	•	'	'	'	cor	ntinued

Intel® MAX® 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
		×8	80	_	100	80	_	100	80	_	100	Mbps
		×7	70	_	100	70	_	100	70	_	100	Mbps
		×4	40	_	100	40	_	100	40	_	100	Mbps
		×2	20	_	100	20	_	100	20	_	100	Mbps
		×1	10	_	100	10	_	100	10	_	100	Mbps
t _{DUTY}	Duty cycle on transmitter output clock	_	45	_	55	45	_	55	45	_	55	%
TCCS ⁽⁵⁵⁾	Transmitter channel- to-channel skew	_	_	_	300	_	_	300	_	_	300	ps
t _{x Jitter} (56)	Output jitter (high- speed I/O performance pin)	_	_	_	425	_	_	425	_	_	425	ps
	Output jitter (low- speed I/O performance pin)	_	_	_	470	_	_	470	_	_	470	ps
t _{RISE}	Rise time	20 – 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{FALL}	Fall time	20 - 80%, C _{LOAD} = 5 pF	_	500	_	_	500	_	_	500	_	ps
t _{LOCK}	Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration	_	_	_	1	_	_	1	_	_	1	ms

 $^{^{(55)}}$ TCCS specifications apply to I/O banks from the same side only.

 $^{^{(56)}}$ TX jitter is the jitter induced from core noise and I/O switching noise.



Dual Supply Devices Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications

Table 44. Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated LVDS_E_3R, SLVS, and Sub-LVDS transmitters are supported at the output pin of all I/O banks.

Symbol	Parameter	Mode	-16,	-A6, -C7,	-17		-A7			-C8		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1
f _{HSCLK}	Input clock frequency	×10	5	_	300	5	_	275	5	_	275	MHz
	(high-speed I/O performance pin)	×8	5	_	300	5	_	275	5	_	275	MHz
		×7	5	_	300	5	_	275	5	_	275	MHz
		×4	5	_	300	5	_	275	5	_	275	MHz
		×2	5	_	300	5	_	275	5	_	275	MHz
		×1	5	_	300	5	_	275	5	_	275	MHz
HSIODR	Data rate (high-speed	×10	100	_	600	100	_	550	100	_	550	Mbps
	I/O performance pin)	×8	80	_	600	80	_	550	80	_	550	Mbps
		×7	70	_	600	70	_	550	70	_	550	Mbps
		×4	40	_	600	40	_	550	40	_	550	Mbps
		×2	20	_	600	20	_	550	20	_	550	Mbps
		×1	10	_	300	10	_	275	10	_	275	Mbps
f _{HSCLK}	Input clock frequency	×10	5	_	150	5	_	150	5	_	150	MHz
	(low-speed I/O performance pin)	×8	5	_	150	5	_	150	5	_	150	MHz
		×7	5	_	150	5	_	150	5	_	150	MHz
		×4	5	_	150	5	_	150	5	_	150	MHz
		×2	5	_	150	5	_	150	5	_	150	MHz
		×1	5	_	300	5	_	300	5	_	300	MHz
HSIODR	Data rate (low-speed	×10	100	_	300	100	_	300	100	_	300	Mbps
	I/O performance pin)	×8	80	_	300	80	_	300	80	_	300	Mbps
	•		•			•	•				cor	tinued

Intel® MAX® 10 FPGA Device Datasheet

M10-DATASHEET | 2018.06.29



Symbol	Parameter	Mode	-I6, -A6	, -C7, -I7	-	A7	-0	C8	Unit
			Min	Max	Min	Max	Min	Max	
		×2	5	360	5	320	5	320	MHz
		×1	5	360	5	320	5	320	MHz
HSIODR	Data rate (high-speed I/O	×10	100	700	100	640	100	640	Mbps
	performance pin)	×8	80	720	80	640	80	640	Mbps
		×7	70	700	70	640	70	640	Mbps
		×4	40	720	40	640	40	640	Mbps
		×2	20	720	20	640	20	640	Mbps
		×1	10	360	10	320	10	320	Mbps
f _{HSCLK}	Input clock frequency (low-	×10	5	150	5	150	5	150	MHz
	speed I/O performance pin)	×8	5	150	5	150	5	150	MHz
		×7	5	150	5	150	5	150	MHz
		×4	5	150	5	150	5	150	MHz
		×2	5	150	5	150	5	150	MHz
		×1	5	300	5	300	5	300	MHz
HSIODR	Data rate (low-speed I/O	×10	100	300	100	300	100	300	Mbps
	performance pin)	×8	80	300	80	300	80	300	Mbps
		×7	70	300	70	300	70	300	Mbps
		×4	40	300	40	300	40	300	Mbps
		×2	20	300	20	300	20	300	Mbps
		×1	10	300	10	300	10	300	Mbps
SW	Sampling window (high- speed I/O performance pin)	_	_	510	_	510	_	510	ps
			_	-	_			<u> </u>	continued



Programmable IOE Delay for Column Pins

Table 58. IOE Programmable Delay on Column Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.


The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Intel Quartus Prime software.

Parameter	Paths Affected	Number of	Minimum	Maximum Offset							Unit
		Settings	Offset	Fast Corner		Slow Corner]
				-17	-C8	-A6	-C7	-C8	-17	-A7	
Input delay from pin to internal cells	Pad to I/O dataout to core	7	0	0.81	0.868	1.823	1.802	1.864	1.862	1.912	ns
Input delay from pin to input register	Pad to I/O input register	8	0	0.914	0.981	2.06	2.032	2.101	2.102	2.161	ns
Delay from output register to output pin	I/O output register to pad	2	0	0.435	0.466	0.971	0.97	1.013	1.001	1.028	ns



Glossary

Table 59. Glossary





Change Update	
• Remov	description about automotive temperature devices in the Programming/Erasure Specifications table. ed the pin capacitance to maximum values. ed maximum TCCS specifications from 410 ps to 300 ps in the following tables: e PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices e RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices ulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices e Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices e LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices e LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices ulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices ulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices new table: True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices and maximum f _{HSCLK} and HSIODR specifications for -A6, -C7, and -I7 speed grades in True LVDS Transmitter Timing cations for Intel MAX 10 Dual Supply Devices table. and SW specifications in the following tables: DS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices DS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices and maximum f _{HSCLK} and HSIODR (high-speed I/O performance pin) specifications for Intel MAX 10 Dual Supply Devices and maximum f _{HSCLK} and HSIODR, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices
	red Internal Configuration Time information in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table. Internal Configuration Time tables for uncompressed .rbf files and compressed .rbf files. red Preliminary tags for all tables.
Added Updat	description to Maximum Allowed Overshoot During Transitions over a 11.4-Year Time Frame topic. ADC_VREF Pin Leakage Current for Intel MAX 10 Devices table. ed the condition for "Bus-hold high, sustaining current" parameter from " $V_{IN} < V_{IL}$ (minimum)" to " $V_{IN} < V_{IH}$ num)" in Bus Hold Parameters table.



Date	Version	Changes
		Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows:
		 VIL(AC) Max: Updated from V_{REF} - 0.35 to V_{REF} - 0.31
		 VIH(AC) Min: Updated from V_{REF} + 0.35 to V_{REF} + 0.31
		Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS TX is not supported in single supply devices.
		Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices.
		Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices.
		Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide.
		Added UFM specifications for serial interface.
		Updated total harmonic distortion (THD) specifications as follows:
		— Single supply devices: Updated from 65 dB to -65 dB
		 — Dual supply devices: Updated from 70 dB to −70 dB (updated from 65 dB to −65 dB for dual function pin)
		Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging.
		Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		Updated HSIODR and f _{HSCLK} specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices.
		• Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades.
		Added t _{RU_nCONFIG} and t _{RU_nRSTIMER} specifications for different devices in Remote System Upgrade Circuitry Timing Specifications for Intel MAX 10 Devices table.
		Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion.
		Added IOE programmable delay specifications.
September 2014	2014.09.22	Initial release.