



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |                                                           |
|--------------------------------|-----------------------------------------------------------|
| Product Status                 | Active                                                    |
| Number of LABs/CLBs            | 3125                                                      |
| Number of Logic Elements/Cells | 50000                                                     |
| Total RAM Bits                 | 1677312                                                   |
| Number of I/O                  | 101                                                       |
| Number of Gates                | -                                                         |
| Voltage - Supply               | 2.85V ~ 3.465V                                            |
| Mounting Type                  | Surface Mount                                             |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                           |
| Package / Case                 | 144-LQFP Exposed Pad                                      |
| Supplier Device Package        | 144-EQFP (20x20)                                          |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/10m50sae144c8g |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Operating Conditions**

Intel MAX 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel MAX 10 devices, you must consider the operating requirements described in this section.

### **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Intel MAX 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

#### Caution:

Conditions outside the range listed in the absolute maximum ratings tables may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

### **Single Supply Devices Absolute Maximum Ratings**

### Table 2. Absolute Maximum Ratings for Intel MAX 10 Single Supply Devices

| Symbol              | Parameter                                                                                                 | Min  | Max | Unit |
|---------------------|-----------------------------------------------------------------------------------------------------------|------|-----|------|
| V <sub>CC_ONE</sub> | Supply voltage for core and periphery through on-die voltage regulator                                    | -0.5 | 3.9 | V    |
| V <sub>CCIO</sub>   | Supply voltage for input and output buffers                                                               | -0.5 | 3.9 | V    |
| V <sub>CCA</sub>    | Supply voltage for phase-locked loop (PLL) regulator and analog-to-digital converter (ADC) block (analog) | -0.5 | 3.9 | V    |

# **Dual Supply Devices Absolute Maximum Ratings**

Table 3. Absolute Maximum Ratings for Intel MAX 10 Dual Supply Devices

| Symbol            | Parameter                                   | Min      | Max  | Unit      |
|-------------------|---------------------------------------------|----------|------|-----------|
| V <sub>CC</sub>   | Supply voltage for core and periphery       | -0.5     | 1.63 | V         |
| V <sub>CCIO</sub> | Supply voltage for input and output buffers | -0.5     | 3.9  | V         |
| V <sub>CCA</sub>  | Supply voltage for PLL regulator (analog)   | -0.5     | 3.41 | V         |
|                   |                                             | <u>'</u> |      | continued |

M10-DATASHEET | 2018.06.29



| Symbol               | Parameter                                               | Condition | Min        | Тур     | Max        | Unit |
|----------------------|---------------------------------------------------------|-----------|------------|---------|------------|------|
|                      |                                                         | 1.35 V    | 1.2825     | 1.35    | 1.4175     | V    |
|                      |                                                         | 1.2 V     | 1.14       | 1.2     | 1.26       | V    |
| V <sub>CCA</sub> (1) | Supply voltage for PLL regulator and ADC block (analog) | _         | 2.85/3.135 | 3.0/3.3 | 3.15/3.465 | V    |

### **Dual Supply Devices Power Supplies Recommended Operating Conditions**

Table 7. Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices

| Symbol                              | Parameter                                   | Condition | Min    | Тур  | Max    | Unit |
|-------------------------------------|---------------------------------------------|-----------|--------|------|--------|------|
| V <sub>CC</sub>                     | Supply voltage for core and periphery       | _         | 1.15   | 1.2  | 1.25   | V    |
| V <sub>CCIO</sub> (3)               | Supply voltage for input and output buffers | 3.3 V     | 3.135  | 3.3  | 3.465  | V    |
|                                     |                                             | 3.0 V     | 2.85   | 3    | 3.15   | V    |
|                                     |                                             | 2.5 V     | 2.375  | 2.5  | 2.625  | V    |
|                                     |                                             | 1.8 V     | 1.71   | 1.8  | 1.89   | V    |
|                                     |                                             | 1.5 V     | 1.425  | 1.5  | 1.575  | V    |
|                                     |                                             | 1.35 V    | 1.2825 | 1.35 | 1.4175 | V    |
|                                     |                                             | 1.2 V     | 1.14   | 1.2  | 1.26   | V    |
| V <sub>CCA</sub> <sup>(4)</sup>     | Supply voltage for PLL regulator (analog)   | _         | 2.375  | 2.5  | 2.625  | V    |
| V <sub>CCD_PLL</sub> <sup>(5)</sup> | Supply voltage for PLL regulator (digital)  | _         | 1.15   | 1.2  | 1.25   | V    |
| V <sub>CCA_ADC</sub>                | Supply voltage for ADC analog block         | _         | 2.375  | 2.5  | 2.625  | V    |
| V <sub>CCINT</sub>                  | Supply voltage for ADC digital block        | _         | 1.15   | 1.2  | 1.25   | V    |

 $<sup>^{(3)}</sup>$  V<sub>CCIO</sub> for all I/O banks must be powered up during user mode because V<sub>CCIO</sub> I/O banks are used for the ADC and I/O functionalities.

 $<sup>^{(4)}</sup>$  All  $V_{CCA}$  pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time.

 $<sup>^{(5)}</sup>$   $V_{CCD\_PLL}$  must always be connected to  $V_{CC}$  through a decoupling capacitor and ferrite bead.



### **DC Characteristics**

### **Supply Current and Power Consumption**

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

#### **Related Information**

- Early Power Estimator User Guide
   Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook
   Provides more information about power estimation tools.

### I/O Pin Leakage Current

The values in the table are specified for normal device operation. The values vary during device power-up. This applies for all  $V_{\text{CCIO}}$  settings (3.3, 3.0, 2.5, 1.8, 1.5, 1.35, and 1.2 V).

 $10 \mu A$  I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on.

Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.

Table 10. I/O Pin Leakage Current for Intel MAX 10 Devices

| Symbol          | Parameter                         | Condition                                    | Min | Max | Unit |
|-----------------|-----------------------------------|----------------------------------------------|-----|-----|------|
| II              | Input pin leakage current         | V <sub>I</sub> = 0 V to V <sub>CCIOMAX</sub> | -10 | 10  | μΑ   |
| I <sub>OZ</sub> | Tristated I/O pin leakage current | V <sub>O</sub> = 0 V to V <sub>CCIOMAX</sub> | -10 | 10  | μΑ   |

#### M10-DATASHEET | 2018.06.29



- Subscript x refers to both V and T.
- ΔR<sub>V</sub> is variation of resistance with voltage.
- ΔR<sub>T</sub> is variation of resistance with temperature.
- dR/dT is the change percentage of resistance with temperature after calibration at device power-up.
- dR/dV is the change percentage of resistance with voltage after calibration at device power-up.
- V<sub>1</sub> is the initial voltage.
- V<sub>2</sub> is final voltage.

The following figure shows the example to calculate the change of 50  $\Omega$  I/O impedance from 25°C at 3.0 V to 85°C at 3.15 V.

### Figure 2. Example for OCT Resistance Calculation after Calibration at Device Power-Up

$$\Delta R_V = (3.15 - 3) \times 1000 \times -0.027 = -4.05$$

$$\Delta R_T = (85 - 25) \times 0.25 = 15$$

Because  $\Delta R_V$  is negative,

$$MF_V = 1/(4.05/100 + 1) = 0.961$$

Because  $\Delta R_T$  is positive,

$$MF_T = 15/100 + 1 = 1.15$$

$$MF = 0.961 \times 1.15 = 1.105$$

$$R_{final} = 50 \times 1.105 = 55.25\Omega$$



### Table 17. Internal Weak Pull-Up Resistor for Intel MAX 10 Devices

Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

| Symbol           | Parameter                                                                                       | Condition                          | Min | Тур | Max | Unit |
|------------------|-------------------------------------------------------------------------------------------------|------------------------------------|-----|-----|-----|------|
| R_ <sub>PU</sub> | Value of I/O pin (dedicated and dual-purpose) pull-up resistor before and during configuration, | $V_{CCIO} = 3.3 V \pm 5\%$         | 7   | 12  | 34  | kΩ   |
|                  | as well as user mode if the programmable pull-up                                                | $V_{CCIO} = 3.0 \text{ V} \pm 5\%$ | 8   | 13  | 37  | kΩ   |
|                  | resistor option is enabled                                                                      | $V_{CCIO} = 2.5 V \pm 5\%$         | 10  | 15  | 46  | kΩ   |
|                  |                                                                                                 | $V_{CCIO} = 1.8 \text{ V} \pm 5\%$ | 16  | 25  | 75  | kΩ   |
|                  |                                                                                                 | V <sub>CCIO</sub> = 1.5 V ± 5%     | 20  | 36  | 106 | kΩ   |
|                  |                                                                                                 | V <sub>CCIO</sub> = 1.2 V ± 5%     | 33  | 82  | 179 | kΩ   |

# **Hot-Socketing Specifications**

#### Table 18. Hot-Socketing Specifications for Intel MAX 10 Devices

| Symbol                 | Parameter              | Maximum              |  |  |
|------------------------|------------------------|----------------------|--|--|
| I <sub>IOPIN(DC)</sub> | DC current per I/O pin | 300 μΑ               |  |  |
| I <sub>IOPIN(AC)</sub> | AC current per I/O pin | 8 mA <sup>(13)</sup> |  |  |

### **Hysteresis Specifications for Schmitt Trigger Input**

Intel MAX 10 devices support Schmitt trigger input on all I/O pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

<sup>(13)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is I/O pin capacitance and dv/dt is the slew rate.



| F                    | Parameter                      | Symbol         | Condition                                              | Min                 | Тур | Max | Unit  |
|----------------------|--------------------------------|----------------|--------------------------------------------------------|---------------------|-----|-----|-------|
|                      | Integral non linearity         | INL            | _                                                      | -2                  | -   | 2   | LSB   |
| AC Accuracy          | Total harmonic distortion      | THD            | $F_{IN}$ = 50 kHz, $F_{S}$ = 1 MHz, $PLL$              | -65 <sup>(37)</sup> | _   | _   | dB    |
|                      | Signal-to-noise ratio          | SNR            | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$ $PLL$  | 54 <sup>(38)</sup>  | _   | _   | dB    |
|                      | Signal-to-noise and distortion | SINAD          | $F_{IN} = 50 \text{ kHz}, F_S = 1 \text{ MHz},$<br>PLL | 53 <sup>(39)</sup>  | _   | _   | dB    |
| On-Chip Temperature  | Temperature sampling rate      | T <sub>S</sub> | _                                                      | _                   | _   | 50  | kSPS  |
| Sensor               | Absolute accuracy              | _              | -40 to 125°C,<br>with 64 samples averaging             | _                   | _   | ±10 | °C    |
| Conversion Rate (41) | Conversion time                | _              | Single measurement                                     | _                   | _   | 1   | Cycle |
|                      |                                |                | Continuous measurement                                 | _                   | _   | 1   | Cycle |
|                      |                                |                | Temperature measurement                                | -                   |     | 1   | Cycle |

#### **Related Information**

SPICE Models for Intel FPGAs

 $<sup>^{\</sup>left( 37\right) }$  THD with prescalar enabled is 6dB less than the specification.

 $<sup>^{(38)}</sup>$  SNR with prescalar enabled is 6dB less than the specification.

<sup>(39)</sup> SINAD with prescalar enabled is 6dB less than the specification.

<sup>(40)</sup> For the Intel Quartus Prime software version 15.0 and later, Modular ADC Core Intel FPGA IP and Modular Dual ADC Core Intel FPGA IP cores handle the 64 samples averaging. For the Intel Quartus Prime software versions prior to 14.1, you need to implement your own averaging calculation.

<sup>(41)</sup> For more detailed description, refer to the Timing section in the *Intel MAX 10 Analog-to-Digital Converter User Guide*.



| Symbol                     | Parameter                                                                                                              | Mode                                  | -16, | -A6, -C7 | , <b>–17</b> |     | -A7 |     |     | -C8 |     | Unit |
|----------------------------|------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------|----------|--------------|-----|-----|-----|-----|-----|-----|------|
|                            |                                                                                                                        |                                       | Min  | Тур      | Max          | Min | Тур | Max | Min | Тур | Max |      |
|                            |                                                                                                                        | ×4                                    | 40   | _        | 300          | 40  | _   | 300 | 40  | _   | 300 | Mbps |
|                            |                                                                                                                        | ×2                                    | 20   | _        | 300          | 20  | _   | 300 | 20  | _   | 300 | Mbps |
|                            |                                                                                                                        | ×1                                    | 10   | _        | 300          | 10  | _   | 300 | 10  | _   | 300 | Mbps |
| t <sub>DUTY</sub>          | Duty cycle on transmitter output clock                                                                                 | _                                     | 45   | _        | 55           | 45  | _   | 55  | 45  | _   | 55  | %    |
| TCCS <sup>(57)</sup>       | Transmitter channel-<br>to-channel skew                                                                                | _                                     | _    | _        | 300          | _   | _   | 300 | _   | _   | 300 | ps   |
| t <sub>x Jitter</sub> (58) | Output jitter (high-<br>speed I/O<br>performance pin)                                                                  | -                                     | _    | _        | 425          | _   | _   | 425 | _   | _   | 425 | ps   |
|                            | Output jitter (low-<br>speed I/O<br>performance pin)                                                                   | _                                     | _    | _        | 470          | _   | _   | 470 | _   | _   | 470 | ps   |
| t <sub>RISE</sub>          | Rise time                                                                                                              | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _    | 500      | _            | _   | 500 | _   | _   | 500 | _   | ps   |
| t <sub>FALL</sub>          | Fall time                                                                                                              | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _    | 500      | _            | _   | 500 | _   | _   | 500 | _   | ps   |
| t <sub>LOCK</sub>          | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | _                                     | _    | _        | 1            | _   | _   | 1   | _   | -   | 1   | ms   |

 $<sup>^{(57)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(58)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.



# **Emulated RSDS\_E\_1R Transmitter Timing Specifications**

# Table 39. Emulated RSDS\_E\_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated **RSDS\_E\_1R** transmitter is supported at the output pin of all I/O banks.

| Symbol             | Parameter                        | Mode | -16, | -A6, -C7, | -17 |     | -A7 |     |     | -C8 |     | Unit   |
|--------------------|----------------------------------|------|------|-----------|-----|-----|-----|-----|-----|-----|-----|--------|
|                    |                                  |      | Min  | Тур       | Max | Min | Тур | Max | Min | Тур | Max |        |
| f <sub>HSCLK</sub> | Input clock frequency            | ×10  | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    | (high-speed I/O performance pin) | ×8   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×7   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×4   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×2   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×1   | 5    | _         | 170 | 5   | _   | 170 | 5   | _   | 170 | MHz    |
| HSIODR             | Data rate (high-speed            | ×10  | 100  | _         | 170 | 100 | _   | 170 | 100 | _   | 170 | Mbps   |
|                    | I/O performance pin)             | ×8   | 80   | _         | 170 | 80  | _   | 170 | 80  | _   | 170 | Mbps   |
|                    |                                  | ×7   | 70   | _         | 170 | 70  | _   | 170 | 70  | _   | 170 | Mbps   |
|                    |                                  | ×4   | 40   | _         | 170 | 40  | _   | 170 | 40  | _   | 170 | Mbps   |
|                    |                                  | ×2   | 20   | _         | 170 | 20  | _   | 170 | 20  | _   | 170 | Mbps   |
|                    |                                  | ×1   | 10   | _         | 170 | 10  | _   | 170 | 10  | _   | 170 | Mbps   |
| f <sub>HSCLK</sub> | Input clock frequency            | ×10  | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    | (low-speed I/O performance pin)  | ×8   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×7   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×4   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×2   | 5    | _         | 85  | 5   | _   | 85  | 5   | _   | 85  | MHz    |
|                    |                                  | ×1   | 5    | _         | 170 | 5   | _   | 170 | 5   | _   | 170 | MHz    |
| HSIODR             | Data rate (low-speed             | ×10  | 100  | _         | 170 | 100 | _   | 170 | 100 | _   | 170 | Mbps   |
|                    | I/O performance pin)             | ×8   | 80   | _         | 170 | 80  | _   | 170 | 80  | _   | 170 | Mbps   |
|                    |                                  | ×7   | 70   | _         | 170 | 70  | _   | 170 | 70  | _   | 170 | Mbps   |
|                    | ,                                |      |      |           | 1   |     | !   | '   | !   |     | con | tinued |



| Symbol                                | Parameter                                                                                                              | Mode                                  | -16, | -A6, -C7, | -17 |     | -A7 |     |     | -C8 |     | Unit |
|---------------------------------------|------------------------------------------------------------------------------------------------------------------------|---------------------------------------|------|-----------|-----|-----|-----|-----|-----|-----|-----|------|
|                                       |                                                                                                                        |                                       | Min  | Тур       | Max | Min | Тур | Max | Min | Тур | Max |      |
|                                       |                                                                                                                        | ×7                                    | 70   | _         | 300 | 70  | _   | 300 | 70  | _   | 300 | Mbps |
|                                       |                                                                                                                        | ×4                                    | 40   | _         | 300 | 40  | _   | 300 | 40  | _   | 300 | Mbps |
|                                       |                                                                                                                        | ×2                                    | 20   | _         | 300 | 20  | _   | 300 | 20  | _   | 300 | Mbps |
|                                       |                                                                                                                        | ×1                                    | 10   | _         | 300 | 10  | _   | 300 | 10  | _   | 300 | Mbps |
| t <sub>DUTY</sub>                     | Duty cycle on transmitter output clock                                                                                 | _                                     | 45   | _         | 55  | 45  | _   | 55  | 45  | _   | 55  | %    |
| TCCS <sup>(61)</sup>                  | Transmitter channel-<br>to-channel skew                                                                                | _                                     | _    | _         | 300 | _   | _   | 300 | _   | _   | 300 | ps   |
| t <sub>x Jitter</sub> <sup>(62)</sup> | Output jitter (high-<br>speed I/O<br>performance pin)                                                                  | _                                     | _    | _         | 425 | _   | _   | 425 | _   | _   | 425 | ps   |
|                                       | Output jitter (low-<br>speed I/O<br>performance pin)                                                                   | _                                     | _    | _         | 470 | _   | _   | 470 | _   | _   | 470 | ps   |
| t <sub>RISE</sub>                     | Rise time                                                                                                              | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _    | 500       | _   | _   | 500 | _   | _   | 500 | _   | ps   |
| t <sub>FALL</sub>                     | Fall time                                                                                                              | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _    | 500       | _   | _   | 500 | _   | _   | 500 | _   | ps   |
| t <sub>LOCK</sub>                     | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | _                                     | Ι    | _         | 1   | -   | _   | 1   | _   | _   | 1   | ms   |

 $<sup>^{(61)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

 $<sup>^{(62)}</sup>$  TX jitter is the jitter induced from core noise and I/O switching noise.





| Symbol                                   | Parameter                                                                                                              | Mode                                  |     | -16 |     | -A  | 6, -C7, - | 17  |     | -A7 |     |     | -C8 |     | Unit |
|------------------------------------------|------------------------------------------------------------------------------------------------------------------------|---------------------------------------|-----|-----|-----|-----|-----------|-----|-----|-----|-----|-----|-----|-----|------|
|                                          |                                                                                                                        |                                       | Min | Тур | Max | Min | Тур       | Max | Min | Тур | Max | Min | Тур | Max |      |
|                                          |                                                                                                                        | ×1                                    | 10  | _   | 360 | 10  | _         | 350 | 10  | _   | 320 | 10  | _   | 320 | Mbps |
| t <sub>DUTY</sub>                        | Duty cycle on transmitter output clock                                                                                 | _                                     | 45  | _   | 55  | 45  | _         | 55  | 45  | _   | 55  | 45  | _   | 55  | %    |
| TCCS <sup>(65)</sup>                     | Transmitter<br>channel-to-<br>channel skew                                                                             | _                                     | _   | _   | 300 | _   | _         | 300 | _   | _   | 300 | _   | _   | 300 | ps   |
| t <sub>x</sub><br><sub>Jitter</sub> (66) | Output jitter                                                                                                          | _                                     | _   | _   | 380 | _   | _         | 380 | _   | _   | 380 | _   | _   | 380 | ps   |
| t <sub>RISE</sub>                        | Rise time                                                                                                              | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _   | 500 | _   | _   | 500       | _   | _   | 500 | _   | _   | 500 | _   | ps   |
| t <sub>FALL</sub>                        | Fall time                                                                                                              | 20 - 80%, C <sub>LOAD</sub><br>= 5 pF | _   | 500 | _   | _   | 500       | _   | _   | 500 | _   | _   | 500 | _   | ps   |
| t <sub>LOCK</sub>                        | Time required for the PLL to lock, after CONF_DONE signal goes high, indicating the completion of device configuration | _                                     | _   | _   | 1   | _   | _         | 1   | _   | _   | 1   | _   | _   | 1   | ms   |

 $<sup>^{(65)}</sup>$  TCCS specifications apply to I/O banks from the same side only.

<sup>(66)</sup> TX jitter is the jitter induced from core noise and I/O switching noise.



# **Dual Supply Devices Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications**

# Table 44. Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices

Emulated LVDS\_E\_3R, SLVS, and Sub-LVDS transmitters are supported at the output pin of all I/O banks.

| Symbol               | Parameter                        | Mode | -16, | -A6, -C7, | <b>-17</b> |     | -A7 |     |     | -C8 |     | Unit   |
|----------------------|----------------------------------|------|------|-----------|------------|-----|-----|-----|-----|-----|-----|--------|
|                      |                                  |      | Min  | Тур       | Max        | Min | Тур | Max | Min | Тур | Max | 1      |
| f <sub>HSCLK</sub>   | Input clock frequency            | ×10  | 5    | _         | 300        | 5   | _   | 275 | 5   | _   | 275 | MHz    |
|                      | (high-speed I/O performance pin) | ×8   | 5    | _         | 300        | 5   | _   | 275 | 5   | _   | 275 | MHz    |
|                      |                                  | ×7   | 5    | _         | 300        | 5   | _   | 275 | 5   | _   | 275 | MHz    |
|                      |                                  | ×4   | 5    | _         | 300        | 5   | _   | 275 | 5   | _   | 275 | MHz    |
|                      |                                  | ×2   | 5    | _         | 300        | 5   | _   | 275 | 5   | _   | 275 | MHz    |
|                      |                                  | ×1   | 5    | _         | 300        | 5   | _   | 275 | 5   | _   | 275 | MHz    |
| HSIODR               | Data rate (high-speed            | ×10  | 100  | _         | 600        | 100 | _   | 550 | 100 | _   | 550 | Mbps   |
| I/O performance pin) | I/O performance pin)             | ×8   | 80   | _         | 600        | 80  | _   | 550 | 80  | _   | 550 | Mbps   |
|                      |                                  | ×7   | 70   | _         | 600        | 70  | _   | 550 | 70  | _   | 550 | Mbps   |
|                      |                                  | ×4   | 40   | _         | 600        | 40  | _   | 550 | 40  | _   | 550 | Mbps   |
|                      |                                  | ×2   | 20   | _         | 600        | 20  | _   | 550 | 20  | _   | 550 | Mbps   |
|                      |                                  | ×1   | 10   | _         | 300        | 10  | _   | 275 | 10  | _   | 275 | Mbps   |
| f <sub>HSCLK</sub>   | Input clock frequency            | ×10  | 5    | _         | 150        | 5   | _   | 150 | 5   | _   | 150 | MHz    |
|                      | (low-speed I/O performance pin)  | ×8   | 5    | _         | 150        | 5   | _   | 150 | 5   | _   | 150 | MHz    |
|                      |                                  | ×7   | 5    | _         | 150        | 5   | _   | 150 | 5   | _   | 150 | MHz    |
|                      |                                  | ×4   | 5    | _         | 150        | 5   | _   | 150 | 5   | _   | 150 | MHz    |
|                      |                                  | ×2   | 5    | _         | 150        | 5   | _   | 150 | 5   | _   | 150 | MHz    |
|                      |                                  | ×1   | 5    | _         | 300        | 5   | _   | 300 | 5   | _   | 300 | MHz    |
| HSIODR               | Data rate (low-speed             | ×10  | 100  | _         | 300        | 100 | _   | 300 | 100 | _   | 300 | Mbps   |
|                      | I/O performance pin)             | ×8   | 80   | _         | 300        | 80  | _   | 300 | 80  | _   | 300 | Mbps   |
|                      | •                                |      | •    |           |            | •   |     |     |     |     | cor | tinued |



# LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications

# **Single Supply Devices LVDS Receiver Timing Specifications**

# Table 45. LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices

**LVDS** receivers are supported at all banks.

| Symbol             | Parameter                                                  | Mode | -C7      | , <b>-17</b> |     | <b>A7</b> | -0  | C8       | Unit      |
|--------------------|------------------------------------------------------------|------|----------|--------------|-----|-----------|-----|----------|-----------|
|                    |                                                            |      | Min      | Max          | Min | Max       | Min | Max      |           |
| f <sub>HSCLK</sub> | Input clock frequency (high-<br>speed I/O performance pin) | ×10  | 5        | 145          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×8   | 5        | 145          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×7   | 5        | 145          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×4   | 5        | 145          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×2   | 5        | 145          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×1   | 5        | 290          | 5   | 200       | 5   | 200      | MHz       |
| HSIODR             | Data rate (high-speed I/O                                  | ×10  | 100      | 290          | 100 | 200       | 100 | 200      | Mbps      |
|                    | performance pin)                                           | ×8   | 80       | 290          | 80  | 200       | 80  | 200      | Mbps      |
|                    |                                                            | ×7   | 70       | 290          | 70  | 200       | 70  | 200      | Mbps      |
|                    |                                                            | ×4   | 40       | 290          | 40  | 200       | 40  | 200      | Mbps      |
|                    |                                                            | ×2   | 20       | 290          | 20  | 200       | 20  | 200      | Mbps      |
|                    |                                                            | ×1   | 10       | 290          | 10  | 200       | 10  | 200      | Mbps      |
| f <sub>HSCLK</sub> | Input clock frequency (low-                                | ×10  | 5        | 100          | 5   | 100       | 5   | 100      | MHz       |
|                    | speed I/O performance pin)                                 | ×8   | 5        | 100          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×7   | 5        | 100          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×4   | 5        | 100          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×2   | 5        | 100          | 5   | 100       | 5   | 100      | MHz       |
|                    |                                                            | ×1   | 5        | 200          | 5   | 200       | 5   | 200      | MHz       |
| HSIODR             | Data rate (low-speed I/O performance pin)                  | ×10  | 100      | 200          | 100 | 200       | 100 | 200      | Mbps      |
|                    |                                                            |      | <u>'</u> | <b>'</b>     | 1   | <b>'</b>  | ·   | <u> </u> | continued |



# **JTAG Timing Parameters**

## **Table 49.** JTAG Timing Parameters for Intel MAX 10 Devices

The values are based on  $C_L = 10$  pF of TDO.

The affected Boundary Scan Test (BST) instructions are SAMPLE/PRELOAD, EXTEST, INTEST, and CHECK\_STATUS.

| Symbol                | Parameter                                | Non-BST and non | -CONFIG_IO Operation                                                                                                   | BST and Co | Unit                                                                                                                   |    |
|-----------------------|------------------------------------------|-----------------|------------------------------------------------------------------------------------------------------------------------|------------|------------------------------------------------------------------------------------------------------------------------|----|
|                       |                                          | Minimum         | Maximum                                                                                                                | Minimum    | Maximum                                                                                                                |    |
| t <sub>JCP</sub>      | TCK clock period                         | 40              | _                                                                                                                      | 50         | _                                                                                                                      | ns |
| t <sub>JCH</sub>      | TCK clock high time                      | 20              | _                                                                                                                      | 25         | _                                                                                                                      | ns |
| t <sub>JCL</sub>      | TCK clock low time                       | 20              | _                                                                                                                      | 25         | _                                                                                                                      | ns |
| t <sub>JPSU_TDI</sub> | JTAG port setup time                     | 2               | _                                                                                                                      | 2          | _                                                                                                                      | ns |
| t <sub>JPSU_TMS</sub> | JTAG port setup time                     | 3               | _                                                                                                                      | 3          | _                                                                                                                      | ns |
| t <sub>JPH</sub>      | JTAG port hold time                      | 10              | _                                                                                                                      | 10         | _                                                                                                                      | ns |
| t <sub>JPCO</sub>     | JTAG port clock to output                | -               | <ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul> | _          | • 18 (for V <sub>CCIO</sub> = 3.3, 3.0,<br>and 2.5 V)<br>• 20 (for V <sub>CCIO</sub> = 1.8 and<br>1.5 V)               | ns |
| t <sub>JPZX</sub>     | JTAG port high impedance to valid output | -               | <ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul> | -          | <ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul> | ns |
| $t_{JPXZ}$            | JTAG port valid output to high impedance | -               | <ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul> | -          | <ul> <li>15 (for V<sub>CCIO</sub> = 3.3, 3.0, and 2.5 V)</li> <li>17 (for V<sub>CCIO</sub> = 1.8 and 1.5 V)</li> </ul> | ns |



### Table 54. Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)

Compression ratio depends on design complexity. The minimum value is based on the best case (25% of original .rbf sizes) and the maximum value is based on the typical case (70% of original .rbf sizes).

| Device |              | Internal Configu  | ration Time (ms)           |      |  |  |
|--------|--------------|-------------------|----------------------------|------|--|--|
|        |              | Unencrypted       | ted/Encrypted              |      |  |  |
|        | Without Memo | ry Initialization | With Memory Initialization |      |  |  |
|        | Min          | Max               | Min                        | Max  |  |  |
| 10M02  | 0.3          | 5.2               | _                          | _    |  |  |
| 10M04  | 0.6          | 10.7              | 1.0                        | 13.9 |  |  |
| 10M08  | 0.6          | 10.7              | 1.0                        | 13.9 |  |  |
| 10M16  | 1.1          | 17.9              | 1.4                        | 22.3 |  |  |
| 10M25  | 1.1          | 26.9              | 1.4                        | 32.2 |  |  |
| 10M40  | 2.6          | 66.1              | 3.2                        | 82.2 |  |  |
| 10M50  | 2.6          | 66.1              | 3.2                        | 82.2 |  |  |

# **Internal Configuration Timing Parameter**

## **Table 55.** Internal Configuration Timing Parameter for Intel MAX 10 Devices

| Symbol             | Parameter         | Device                            | Minimum | Maximum | Unit |
|--------------------|-------------------|-----------------------------------|---------|---------|------|
| t <sub>CD2UM</sub> | CONF_DONE high to | 10M02, 10M04, 10M08, 10M16, 10M25 | 182.8   | 385.5   | μs   |
|                    | user mode         | 10M40, 10M50                      | 275.3   | 605.7   | μs   |

# I/O Timing

The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specific device and design after you complete place-and-route.



# **Programmable IOE Delay for Column Pins**

### Table 58. IOE Programmable Delay on Column Pins for Intel MAX 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the **Assignment Name** column in the latest version of the Intel Quartus Prime software.

The minimum and maximum offset timing numbers are in reference to setting '0' as available in the Intel Quartus Prime software.

| Parameter                                      | Paths Affected                | Number of |        | Maximum Offset |       |             |       |       |       |       |    |
|------------------------------------------------|-------------------------------|-----------|--------|----------------|-------|-------------|-------|-------|-------|-------|----|
|                                                |                               | Settings  | Offset | Fast Corner    |       | Slow Corner |       |       |       |       |    |
|                                                |                               |           |        | -17            | -C8   | -A6         | -C7   | -C8   | -17   | -A7   |    |
| Input delay from pin to internal cells         | Pad to I/O<br>dataout to core | 7         | 0      | 0.81           | 0.868 | 1.823       | 1.802 | 1.864 | 1.862 | 1.912 | ns |
| Input delay from pin to input register         | Pad to I/O input<br>register  | 8         | 0      | 0.914          | 0.981 | 2.06        | 2.032 | 2.101 | 2.102 | 2.161 | ns |
| Delay from<br>output register to<br>output pin | I/O output<br>register to pad | 2         | 0      | 0.435          | 0.466 | 0.971       | 0.97  | 1.013 | 1.001 | 1.028 | ns |



| Term                       | <b>Definition</b>                                                                                                                                                                    |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| t <sub>DUTY</sub>          | HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock.                                                                                                             |
| t <sub>FALL</sub>          | Signal high-to-low transition time (80–20%).                                                                                                                                         |
| t <sub>H</sub>             | Input register hold time.                                                                                                                                                            |
| Timing Unit Interval (TUI) | HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver Input Clock Frequency Multiplication Factor) = t_C/w)$ . |
| t <sub>INJITTER</sub>      | Period jitter on PLL clock input.                                                                                                                                                    |
| toutjitter_dedclk          | Period jitter on dedicated clock output driven by a PLL.                                                                                                                             |
| t <sub>OUTJITTER_IO</sub>  | Period jitter on general purpose I/O driven by a PLL.                                                                                                                                |
| t <sub>pllcin</sub>        | Delay from PLL inclk pad to I/O input register.                                                                                                                                      |
| t <sub>pllcout</sub>       | Delay from PLL inclk pad to I/O output register.                                                                                                                                     |
| t <sub>RISE</sub>          | Signal low-to-high transition time (20–80%).                                                                                                                                         |
| t <sub>SU</sub>            | Input register setup time.                                                                                                                                                           |
| V <sub>CM(DC)</sub>        | DC common mode input voltage.                                                                                                                                                        |
| V <sub>DIF(AC)</sub>       | AC differential input voltage: The minimum AC input differential voltage required for switching.                                                                                     |
| V <sub>DIF(DC)</sub>       | DC differential input voltage: The minimum DC input differential voltage required for switching.                                                                                     |
| V <sub>HYS</sub>           | Hysteresis for Schmitt trigger input.                                                                                                                                                |
| V <sub>ICM</sub>           | Input common mode voltage: The common mode of the differential signal at the receiver.                                                                                               |
| V <sub>ID</sub>            | Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.                        |
| V <sub>IH</sub>            | Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.                                                               |
| V <sub>IH(AC)</sub>        | High-level AC input voltage.                                                                                                                                                         |
| V <sub>IH(DC)</sub>        | High-level DC input voltage.                                                                                                                                                         |
| V <sub>IL</sub>            | Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.                                                                 |
| V <sub>IL (AC)</sub>       | Low-level AC input voltage.                                                                                                                                                          |
| V <sub>IL (DC)</sub>       | Low-level DC input voltage.                                                                                                                                                          |
| V <sub>IN</sub>            | DC input voltage.                                                                                                                                                                    |
|                            | continued                                                                                                                                                                            |



| Changed the pin capacitance to maximum values Updated maximum TCCS specifications from 410  True PPDS and Emulated PPDS_E_3R Transmi  True RSDS and Emulated RSDS_E_3R Transmi  Emulated RSDS_E_1R Transmitter Timing Specifications of the LVDS and Emulated Mini-LVDS_E_3  True Mini-LVDS and Emulated Mini-LVDS_E_3  True LVDS Transmitter Timing Specifications of the LVDS Transmitter Timing Specifications of the Emulated LVDS_E_3R Transmitter Timing Specifications of the Emulated LVDS_E_3R, SLVS, and Sub-LVDS of the LVDS_E_3R, SLVS, and Sub-LVDS of the LVDS_E_3R, SLVS, and Sub-LVDS of the LVDS of the LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS of the LVDS, TMDS, HiSpi, SLVS, and Sub-LVD of the LVDS of | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Removed Internal Configuration Time information     Added Internal Configuration Time tables for unconfiguration Time tables.     Removed Preliminary tags for all tables.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | devices in the Programming/Erasure Specifications table.  It is to 300 ps in the following tables:  Iter Timing Specifications for Intel MAX 10 Dual Supply Devices  Iter Timing Specifications for Intel MAX 10 Dual Supply Devices  Iter Timing Specifications for Intel MAX 10 Dual Supply Devices  Iter Timing Specifications for Intel MAX 10 Dual Supply Devices  Iter Timing Specifications for Intel MAX 10 Dual Supply Devices  Intel MAX 10 Single Supply Devices  Intel MAX 10 Dual Supply Devices  Intel MAX 10 Dual Supply Devices  Insmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  Insmitter Timing Specifications for Intel MAX 10 Single Supply  Ins for -A6, -C7, and -I7 speed grades in True LVDS Transmitter Timing Intel Stable. |
| Neverber 2015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | in the Uncompressed .rbf Sizes for Intel MAX 10 Devices table. mpressed $.rbf$ files and compressed $.rbf$ files.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Added ADC_VREF Pin Leakage Current for Intel N                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | During Transitions over a 11.4-Year Time Frame topic.<br>$\Delta X$ 10 Devices table.<br>$\Delta Y$ 10 parameter from " $V_{IN}$ < $V_{IL}$ (minimum)" to " $V_{IN}$ < $V_{IH}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |



| Date      | Version    | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-----------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           |            | Added -A6 speed grade in the following tables:  — Intel MAX 10 Device Grades and Speed Grades Supported  — Series OCT without Calibration Specifications for Intel MAX 10 Devices  — Clock Tree Specifications for Intel MAX 10 Devices  — Embedded Multiplier Specifications for Intel MAX 10 Devices  — Memory Block Performance Specifications for Intel MAX 10 Devices  — True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices  — LVDS, TMDS, HiSpi, SLVS, and Sub-LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply Devices  — IOE Programmable Delay on Row Pins for Intel MAX 10 Devices  — IOE Programmable Delay on Column Pins for Intel MAX 10 Devices  — Updated the maximum value for input clock cycle-to-cycle jitter (t <sub>INJITTER_CCJ</sub> ) with F <sub>INPFD</sub> < 100 MHz condition from 750 ps to ±750 ps in PLL Specifications for Intel MAX 10 Devices table.  • Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.  • Updated the dual supply mode performance in Embedded Multiplier Specifications for Intel MAX 10 Devices table.  • Updated specifications in UFM Performance Specifications for Intel MAX 10 Devices table.  • Updated specifications in UFM Performance Specifications for Intel MAX 10 Devices table.  • Updated Specifications in UFM Performance Specifications for Intel MAX 10 Devices table.  • Updated IOE programmable delay for r |
| June 2015 | 2015.06.12 | <ul> <li>Updated the maximum values in Internal Weak Pull-Up Resistor for Intel MAX 10 Devices table.</li> <li>Removed Internal Weak Pull-Up Resistor equation.</li> <li>Updated the note for input resistance and input capacitance parameters in the ADC Performance Specifications table for both single supply and dual supply devices. Note: Download the SPICE models for simulation.</li> <li>Added a note to AC Accuracy - THD, SNR, and SINAD parameters in the ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. Note: When using internal V<sub>REF</sub>, THD = 66 dB, SNR = 58 dB and SINAD = 57.5 dB for dedicated ADC input channels.</li> <li>Updated clock period jitter and cycle-to-cycle period jitter parameters in the Memory Output Clock Jitter Specifications for Intel MAX 10 Devices table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|           | L          | continued                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |



| Date          | Version    | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|               |            | <ul> <li>Updated TCCS specifications in the following tables:         <ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Single Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul> </li> <li>Updated t<sub>x</sub> Jitter specifications in the following tables:         <ul> <li>True PPDS and Emulated PPDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True RSDS and Emulated RSDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated RSDS_E_1R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True Mini-LVDS and Emulated Mini-LVDS_E_3R Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> <li>Emulated LVDS_E_3R, SLVS, and Sub-LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices</li> </ul> </li> <li>Emulated SW specifications in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table.</li> <li>Added a note to t<sub>x</sub> litter for all LVDS tables. Note: TX jitter is the jitter induced from core noise and I/O switching noise.</li></ul> |
| January 2015  | 2015.01.23 | <ul> <li>Removed a note to V<sub>CCA</sub> in Power Supplies Recommended Operating Conditions for Intel MAX 10 Dual Supply Devices table. This note is not valid: All V<sub>CCA</sub> pins must be connected together for EQFP package.</li> <li>Corrected the maximum value for t<sub>OUTJITTER_CCJ_IO</sub> (F<sub>OUT</sub> ≥ 100 MHz) from 60 ps to 650 ps in PLL Specifications for Intel MAX 10 Devices table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| December 2014 | 2014.12.15 | <ul> <li>Restructured Programming/Erasure Specifications for Intel MAX 10 Devices table to add temperature specifications that affect the data retention duration.</li> <li>Added statements in the I/O Pin Leakage Current section: Input channel leakage of ADC I/O pins due to hot socket is up to maximum of 1.8 mA. The input channel leakage occurs when the ADC IP core is enabled or disabled. This is applicable to all Intel MAX 10 devices with ADC IP core, which are 10M04, 10M08, 10M16, 10M25, 10M40, and 10M50 devices. The ADC I/O pins are in Bank 1A.</li> <li>Added a statement in the I/O Standards Specifications section: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |



| Date           | Version    | Changes                                                                                                                                                                                                             |
|----------------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                |            | Updated SSTL-2 Class I and II I/O standard specifications for JEDEC compliance as follows:                                                                                                                          |
|                |            | - VIL(AC) Max: Updated from V <sub>REF</sub> - 0.35 to V <sub>REF</sub> - 0.31                                                                                                                                      |
|                |            | - VIH(AC) Min: Updated from V <sub>REF</sub> + 0.35 to V <sub>REF</sub> + 0.31                                                                                                                                      |
|                |            | Added a note to BLVDS in Differential I/O Standards Specifications for Intel MAX 10 Devices table: BLVDS TX is not supported in single supply devices.                                                              |
|                |            | Added a link to MAX 10 High-Speed LVDS I/O User Guide for the list of I/O standards supported in single supply and dual supply devices.                                                                             |
|                |            | Added a statement in PLL Specifications for Intel MAX 10 Single Supply Device table: For V36 package, the PLL specification is based on single supply devices.                                                      |
|                |            | Added Internal Oscillator Specifications from Intel MAX 10 Clocking and PLL User Guide.                                                                                                                             |
|                |            | Added UFM specifications for serial interface.                                                                                                                                                                      |
|                |            | Updated total harmonic distortion (THD) specifications as follows:                                                                                                                                                  |
|                |            | — Single supply devices: Updated from 65 dB to -65 dB                                                                                                                                                               |
|                |            | <ul> <li>— Dual supply devices: Updated from 70 dB to −70 dB (updated from 65 dB to −65 dB for dual function pin)</li> </ul>                                                                                        |
|                |            | Added condition for On-Chip Temperature Sensor—Absolute accuracy parameter in ADC Performance Specifications for Intel MAX 10 Dual Supply Devices table. The condition is: with 64 samples averaging.               |
|                |            | Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.                                                                                        |
|                |            | Updated HSIODR and f <sub>HSCLK</sub> specifications for x10 and x7 modes in True LVDS Transmitter Timing Specifications for Intel MAX 10 Dual Supply Devices.                                                      |
|                |            | • Added specifications for low-speed I/O performance pin sampling window in LVDS Receiver Timing Specifications for Intel MAX 10 Single Supply Devices table: Max = 900 ps for -C7, -I7, -A7, and -C8 speed grades. |
|                |            | <ul> <li>Added t<sub>RU_nCONFIG</sub> and t<sub>RU_nRSTIMER</sub> specifications for different devices in Remote System Upgrade Circuitry Timing<br/>Specifications for Intel MAX 10 Devices table.</li> </ul>      |
|                |            | Removed the word "internal oscillator" in User Watchdog Timer Specifications for Intel MAX 10 Devices table to avoid confusion.                                                                                     |
|                |            | Added IOE programmable delay specifications.                                                                                                                                                                        |
| September 2014 | 2014.09.22 | Initial release.                                                                                                                                                                                                    |