E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	64
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f120-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Q	DACs 12-Bit Voltage Mode (C8051E12x Only)	105
0.	8.1 DAC Output Schoduling	105
	8.1.1 Undate Output On Demand	100
	8.1.2. Undate Output On-Demand	100
	9.2 DAC Output Sooling/Justification	100
0	6.2. DAC Output Scaling/Justification	100
9.	0.1 Deference Configuration on the COOE4E120/2/4/6	113
	9.1. Reference Configuration on the C8051F120/2/4/6	113
	9.2. Reference Configuration on the C8051F121/3/5/7	115
40	9.3. Reference Configuration on the C8051F130/1/2/3	11/
10	. Comparators	119
11	. CIP-51 Microcontroller	127
	11.1.Instruction Set.	129
	11.1.1.Instruction and CPU Timing	129
	11.1.2.MOVX Instruction and Program Memory	129
	11.2.Memory Organization	133
	11.2.1.Program Memory	133
	11.2.2.Data Memory	135
	11.2.3.General Purpose Registers	135
	11.2.4.Bit Addressable Locations	135
	11.2.5.Stack	135
	11.2.6.Special Function Registers	136
	11.2.7.Register Descriptions	151
	11.3.Interrupt Handler	154
	11.3.1.MCU Interrupt Sources and Vectors	154
	11.3.2.External Interrupts	155
	11.3.3.Interrupt Priorities	156
	11.3.4.Interrupt Latency	156
	11.3.5.Interrupt Register Descriptions	157
	11.4.Power Management Modes.	163
	11.4.1.Idle Mode	163
	11.4.2 Stop Mode	164
12	Multiply And Accumulate (MAC0)	165
	12.1 Special Function Registers	165
	12.2 Integer and Fractional Math	166
	12.3 Operating in Multiply and Accumulate Mode	167
	12.4 Operating in Multiply Only Mode	167
	12.4.Operating in Multiply Only Mode	167
	12.6 Bounding and Saturation	107
	12.0. NUUHUHIY AHU JALUI AHUH	100
	12.7. Usaye Examples	100
	12.7.1. Wultiply and Accumulate Example	100
		169
	12.7.3.MACU Accumulator Shift Example	169



	20.2 SPI0 Master Mode Operation	275
	20.3 SPI0 Slave Mode Operation	277
	20.4 SPI0 Interrupt Sources	277
	20.5. Serial Clock Timing	278
	20.6 SPI Special Function Registers	280
21	UARTO	287
	21.1.UART0 Operational Modes	288
	21.1.1.Mode 0: Svnchronous Mode	288
	21.1.2.Mode 1: 8-Bit UART, Variable Baud Rate	289
	21.1.3.Mode 2: 9-Bit UART, Fixed Baud Rate	291
	21.1.4.Mode 3: 9-Bit UART, Variable Baud Rate	292
	21.2.Multiprocessor Communications	293
	21.2.1.Configuration of a Masked Address	293
	21.2.2.Broadcast Addressing	293
	21.3.Frame and Transmission Error Detection	294
22	.UART1	299
	22.1.Enhanced Baud Rate Generation	300
	22.2.Operational Modes	301
	22.2.1.8-Bit UART	301
	22.2.2.9-Bit UART	302
	22.3.Multiprocessor Communications	303
23	. Timers	309
23	. Timers	309 309
23	Timers	309 309 309
23	Timers	309 309 309 311
23	Timers 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	309 309 309 311 311
23	Timers. 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer	309 309 309 311 311 312
23	Timers. 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only). 23.2.Timer 2, Timer 3, and Timer 4	309 309 311 311 312 317
23	Timers23.1.Timer 0 and Timer 123.1.1.Mode 0: 13-bit Counter/Timer23.1.2.Mode 1: 16-bit Counter/Timer23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)23.2.Timer 2, Timer 3, and Timer 423.2.1.Configuring Timer 2, 3, and 4 to Count Down	 309 309 309 311 311 312 317 317
23	Timers. 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) 23.2.Timer 2, Timer 3, and Timer 4 23.2.1.Configuring Timer 2, 3, and 4 to Count Down 23.2.2.Capture Mode	309 309 311 311 312 317 317 318
23	Timers 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) 23.2.Timer 2, Timer 3, and Timer 4 23.2.1.Configuring Timer 2, 3, and 4 to Count Down 23.2.2.Capture Mode 23.2.3.Auto-Reload Mode	309 309 311 311 312 317 317 318 319
23	Timers. 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload. 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only). 23.2.Timer 2, Timer 3, and Timer 4. 23.2.1.Configuring Timer 2, 3, and 4 to Count Down. 23.2.2.Capture Mode 23.2.3.Auto-Reload Mode 23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only)	309 309 311 311 312 317 317 318 319 320
23 24	 Timers	 309 309 309 311 312 317 317 318 319 320 325 320
23 24	 Timers. 23.1.Timer 0 and Timer 1	 309 309 309 311 312 317 318 319 320 325 326 326
23	 Timers	 309 309 309 311 312 317 317 318 319 320 325 326 328 320
23	 Timers	 309 309 309 311 312 317 317 318 319 320 325 326 328 329 320
23	 Timers	 309 309 309 311 312 317 318 319 320 325 326 328 329 330 321
23	Timers 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) 23.2.Timer 2, Timer 3, and Timer 4 23.2.1.Configuring Timer 2, 3, and 4 to Count Down 23.2.2.Capture Mode 23.2.3.Auto-Reload Mode 23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only) Programmable Counter Array 24.1.PCA Counter/Timer 24.2.Capture/Compare Modules 24.2.1.Edge-triggered Capture Mode 24.2.3.High Speed Output Mode 24.2.3.High Speed Output Mode	 309 309 309 311 312 317 318 319 320 325 326 328 329 330 331 322
23	Timers 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) 23.2.Timer 2, Timer 3, and Timer 4 23.2.2.Capture Mode 23.2.3.Auto-Reload Mode 23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only) Programmable Counter/Timer 24.1.PCA Counter/Timer 24.2.Capture/Compare Modules 24.2.1.Edge-triggered Capture Mode 24.2.3.High Speed Output Mode 24.2.4.Frequency Output Mode 24.2.5.8.Bit Pulse Width Modulator Mode	309 309 309 311 312 317 317 318 320 325 326 328 329 330 331 332 332
23	Timers	309 309 309 311 312 317 317 317 318 320 325 326 328 329 330 331 332 333 324
23	Timers. 23.1.Timer 0 and Timer 1 23.1.1.Mode 0: 13-bit Counter/Timer 23.1.2.Mode 1: 16-bit Counter/Timer with Auto-Reload. 23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload. 23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only). 23.2.Timer 2, Timer 3, and Timer 4. 23.2.2.Capture 3, and Timer 4. 23.2.3.Auto-Reload Mode 23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only) Programmable Counter Array 24.1.PCA Counter/Timer 24.2.Capture/Compare Modules 24.2.Software Timer (Compare) Mode 24.2.3.High Speed Output Mode 24.2.4.Frequency Output Mode 24.2.5.8-Bit Pulse Width Modulator Mode 24.2.6.16-Bit Pulse Width Modulator Mode 24.2.6.16-Bit Pulse Width Modulator Mode 24.2.6.16-Bit Pulse Width Modulator Mode 24.2.8.Pagister Descriptions for PCA0	 309 309 309 311 312 317 317 318 319 320 325 326 328 329 330 331 332 333 334 325



		Pin Nu	mbers			
Name	ʻF120 ʻF122 ʻF124 ʻF126	'F121 'F123 'F125 'F127	'F130 'F132	'F131 'F133	Туре	Description
ALE/P4.5	93		93		D I/O	ALE Strobe for External Memory Address bus (multiplexed mode) Port 4.5 See Port Input/Output section for complete description.
RD/P4.6	92		92		D I/O	/RD Strobe for External Memory Address bus Port 4.6 See Port Input/Output section for complete description.
WR/P4.7	91		91		D I/O	/WR Strobe for External Memory Address bus Port 4.7 See Port Input/Output section for complete description.
A8/P5.0	88		88		D I/O	Bit 8 External Memory Address bus (Non-multi- plexed mode) Port 5.0 See Port Input/Output section for complete description.
A9/P5.1	87		87		D I/O	Port 5.1. See Port Input/Output section for complete description.
A10/P5.2	86		86		D I/O	Port 5.2. See Port Input/Output section for complete description.
A11/P5.3	85		85		D I/O	Port 5.3. See Port Input/Output section for complete description.
A12/P5.4	84		84		D I/O	Port 5.4. See Port Input/Output section for complete description.
A13/P5.5	83		83		D I/O	Port 5.5. See Port Input/Output section for com- plete description.
A14/P5.6	82		82		D I/O	Port 5.6. See Port Input/Output section for complete description.
A15/P5.7	81		81		D I/O	Port 5.7. See Port Input/Output section for complete description.

Table 4.1. Pin Definitions (Continued)





Figure 4.6. TQFP-64 Package Drawing



5. ADC0 (12-Bit ADC, C8051F120/1/4/5 Only)

The ADC0 subsystem for the C8051F120/1/4/5 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in **Section "9. Voltage Reference" on page 113**. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.



Figure 5.1. 12-Bit ADC0 Functional Block Diagram

5.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-chip temperature sensor (temperature transfer function is shown in Figure 5.2). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMXOSL (SFR Definition 5.2), and the Configuration register AMXOCF (SFR Definition 5.1). The table in SFR Definition 5.2 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMPOGN2-0 bits in the ADC0 Configuration register, ADC0CF (SFR Definition 5.3). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.



SFR Definition 5.4. ADC0CN: ADC0 Control

SFR Page:	0 ss: 0xE8	(bit addre	ssahle)							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
ADOEN	AD0TM	AD0INT /	ADOBUSY	AD0CM1	AD0CM0	ADOWINT	ADOLJST	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1		
DIL7.		abled ADC	DIL. 20 is in Iow	-nower shi	Itdown					
	1: ADC0 Ena	abled. ADC	0 is active	and readv	for data con	versions.				
Bit6:	AD0TM: AD0	C Track Mc	de Bit.	,						
	0: When the	ADC is ena	abled, trac	king is cont	inuous unle	ss a conversi	on is in pro	cess.		
D	1: Tracking [Defined by	ADCM1-0	bits.						
Bit5:	ADOIN I: ADO	C0 Convers	sion Comp	lete Interru	pt Flag.					
	0. ADC0 has	si de cleare	eted a dat	are. a conversio	n since the	last time this	flan was clu	ared		
	1: ADC0 has	completed	a data co	nversion.			nag was on	Surcu.		
Bit4:	AD0BUSY: A	ADC0 Busy	Bit.							
	Read:									
	0: ADC0 Cor	nversion is	complete (or a conver	sion is not c	urrently in pro	ogress. AD	DINT is set		
		the failing of	eage of AL	DOBUSY.						
	Write		in progres	5.						
	0: No Effect.									
	1: Initiates A	DC0 Conve	ersion if Al	D0CM1-0 =	00b.					
Bits3–2:	AD0CM1-0:	ADC0 Star	rt of Conve	ersion Mode	Select.					
	If $AD0TM = 0$): nuoroion ir	itiated on	over vurite						
		nversion ir	nitiated on	overflow of	Timer 3	JBUST.				
	10: ADC0 cc	nversion ir	nitiated on	risina edae	of external	CNVSTR0.				
	11: ADC0 co	nversion in	itiated on	overflow of	Timer 2.					
	If AD0TM =	1:								
	00: Tracking	starts with	the write o	of '1' to ADC	BUSY and	lasts for 3 SA	R clocks, fo	ollowed by		
	conversion.	ctarted by	the overfle	w of Timor	2 and lacte	for 2 SAD old	ocke follow	od by con		
	version.	Started by			5 anu iasis					
	10: ADC0 tra	acks only w	hen CNVS	STR0 input	is logic low;	conversion s	tarts on risi	ng		
	CNVSTR0 e	dge.			0,			U U		
	11: Tracking	started by	the overflo	w of Timer	2 and lasts	for 3 SAR clo	ocks, follow	ed by con-		
D:+4 .	version.		ou Compo	ra Interrunt						
BILL	This bit must	.DCU WING t he cleared	ow Compa t by softwa	re interrupt are	Flag.					
	0: ADC0 Wir	I dow Comr	by solute	ta match ha	as not occur	red since this	flag was la	st cleared.		
	1: ADC0 Wir	ndow Comp	parison Da	ta match ha	as occurred.					
Bit0:	AD0LJST: A	DC0 Left Ju	ustify Selec	ct.						
	0: Data in Al	COH:ADC	0L register	rs are right-	justified.					
	i: Data in Al	JCOH:ADC	u∟ registei	is are left-ju	istilled.					



SFR Definition 6.2. AMX0SL: AMUX0 Channel Select

SFR Page: 0 SFR Address: 0xBB																
	R/W	R/W	R/W	R/W	/ R	2/W	R/W	R/W	R/W	Reset Value						
	-	-	-	-	AMX	(0AD3 AM	X0AD2 A	MX0AD1 A	MX0AD	00000000						
	Bit7	Bit6	Bit5	Bit4	E	Bit3	Bit2	Bit1	Bit0	_						
Bits7–4: UNUSED. Read = 0000b; Write = don't care. Bits3–0: AMX0AD3–0: AMX0 Address Bits. 0000-1111b: ADC Inputs selected per chart below.																
			AMX0AD3-0													
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx						
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR						
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR						
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.5 AIN0.6		TEMP SENSOR						
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.4 AIN0.5 AIN0.6		AIN0.7	TEMP SENSOR						
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5) AIN		AIN0.6	AIN0.7	TEMP SENSOR						
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR						
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR						
Bits	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR						
(OCF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
AMX	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR						
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR						





Figure 6.6. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data



8.1.1. Update Output On-Demand

In its default mode (DAC0CN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the highbyte of the DAC0 data register (DAC0H). It is important to note that writes to DAC0L are held, and have no effect on the DAC0 output until a write to DAC0H takes place. If writing a full 12-bit word to the DAC data registers, the 12-bit data word is written to the low byte (DAC0L) and high byte (DAC0H) data registers. Data is latched into DAC0 after a write to the corresponding DAC0H register, **so the write sequence should be DAC0L followed by DAC0H** if the full 12-bit resolution is required. The DAC can be used in 8bit mode by initializing DAC0L to the desired value (typically 0x00), and writing data to only DAC0H (also see **Section 8.2** for information on formatting the 12-bit DAC data word within the 16-bit SFR space).

8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DACOMD bits (DACOCN.[4:3]) are set to '01', '10', or '11', writes to both DAC data registers (DACOL and DACOH) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the DACOH:DACOL contents are copied to the DAC input latches allowing the DAC output to change to the new value.

8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.

DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.



SFR Page: SFR Addre	2 ss: 0x88										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CP1EN	V CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Bit7:	Bit7: CP1EN: Comparator1 Enable Bit. 0: Comparator1 Disabled.										
Bit6:	CP1OUT: Co	mparator1 (Dutput State	e Flag.							
Bit5:	0: Voltage on 1: Voltage on CP1RIF: Con	CP1+ < CF CP1+ > CF parator1 R	91–. 91–. ising-Edge	Flag.							
	0: No Compa	rator1 Risin	g Edge has	s occurred s	since this fla	g was last o	cleared.				
	1: Comparato	or1 Rising E	dge has oc	curred.							
Bit4:	CP1FIF: Com	parator1 Fa	alling-Edge	Flag.							
	0: No Compa	rator1 Fallir	ig-Edge ha	s occurred s	since this fla	ag was last	cleared.				
	1: Comparato	or1 Falling-E	dge Interru	ipt has occu	urred.						
Bits3-2:	CP1HYP1-0		or1 Positive	Hysteresis	Control Bits	5.					
	00: Positive F	lysteresis L	5 m								
	10: Positive F	lysteresis =	5 mv. 10 m\/								
	11: Positive F	lysteresis –	15 m\/								
Bits1–0:	CP1HYN1-0	Comparate	or1 Negativ	e Hysteresi	s Control Bi	ts.					
Dito i oi	00: Negative	Hvsteresis	Disabled.	e rijetereer							
	01: Negative	Hysteresis	= 5 mV.								
	10: Negative	Hysteresis :	= 10 mV.								
	11: Negative	Hysteresis :	= 15 mV.								

SFR Definition 10.3. CPT1CN: Comparator1 Control



SFR Definition 11.1. PSBANK: Program Space Bank	Select
-------------------------------------------------	--------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	COE	ANK	-	-	IFE	BANK	00010001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	ss: 0xB1 le: All Pages
							er ni de	
Bits 7–6:	Reserved.							
Bits 5–4:	COBANK: Co	onstant Ope	rations Bank	c Select.				
	These bits se	elect which F	lash bank is	s targeted du	iring constai	nt operation	s (MOVC a	nd Flash
	MOVX) involv	ving address	ses 0x8000	to 0xFFFF.	These bits a	ire ignored	when acces	sing the
	Scratchpad n	nemory area	as (see Sec	tion "15. Fl	ash Memoi	ry" on pag	e 199).	
	00: Constant	Operations	Target Bank	c 0 (note that	t Bank 0 is a	ilso mappeo	d between (0x0000 to
	0X/FFF).	Operations	Torgot Popl	- 1				
	10: Constant	Operations	Target Bank	2				
	11: Constant	Operations	Target Bank	3.				
Bits 3–2:	Reserved.	•••••••••••	iai got zaini					
Bits 1-0:	IFBANK: Inst	ruction Fetc	h Operation	s Bank Sele	ct.			
	These bits se	elect which F	lash bank is	s used for ins	struction feto	ches involvi	ng address	es 0x8000 to
	0xFFFF. The	ese bits can	only be chai	nged from co	ode in Bank	0 (see Figu	re 11.3).	
	00: Instructio	ns Fetch Fro	om Bank 0 (note that Ba	nk 0 is also	mapped be	tween 0x00	00 to
	0x7FFF).							
	01: Instruction	ns Fetch Fro	om Bank 1.					
	10: Instruction	ns Fetch Fro	om Bank 2.					
	11: Instruction	ns Fetch Fro	om Bank 3.					
*Note: O	n the C8051F1	32/3 the CC)BANK and I	FRANK hite	should both r	emain set to	the default	setting of '01' to
en en	isure proper de	vice function	nality.					setting of of to
011								

Internal Address	IFBANK = 0	IFBANK = 1	IFBANK = 2	IFBANK = 3
0xFFFF	Bank 0	Bank 1	Bank 2	Bank 3
0x7FFF				
0×0000	Bank 0	Bank 0	Bank 0	Bank 0

Figure 11.3. Address Memory Map for Instruction Fetches (128 kB Flash Only)



11.3.2. External Interrupts

Two of the external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edge-sensitive inputs depending on the setting of bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

Interrupt Source	Interru pt Vector	Priority Order	Pending Flags	Bit addressable?	Cleared by HW?	SFRPAGE (SFRPGEN = 1)	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	0	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	0	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	0	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	0	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	0	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y		0	ES0 (IE.4)	PS0 (IP.4)
Timer 2	0x002B	5	TF2 (TMR2CN.7) EXF2 (TMR2CN.6)	Y		0	ET2 (IE.5)	PT2 (IP.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y		0	ESPI0 (EIE1.0)	PSPI0 (EIP1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	Y		0	ESMB0 (EIE1.1)	PSMB0 (EIP1.1)
ADC0 Window Comparator	0x0043	8	ADOWINT (ADC0CN.1)	Y		0	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y		0	EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator 0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	Y		1	ECP0F (EIE1.4)	PCP0F (EIP1.4)
Comparator 0 Rising Edge	0x005B	11	CP0RIF (CPT0CN.5)	Y		1	ECP0R (EIE1.5)	PCP0R (EIP1.5)
Comparator 1 Falling Edge	0x0063	12	CP1FIF (CPT1CN.4)	Y		2	ECP1F (EIE1.6)	PCP1F (EIP1.6)

Table 11.4. Interrupt Summary



Electrical specifications for the precision internal oscillator are given in Table 14.1. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.

SFR Definition 14.1. OSCICL: Internal Oscillator Calibration.



SFR Definition 14.2. OSCICN: Internal Oscillator Control

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value		
IOSCEN	I IFRDY	-	-	-	-	IFCN1	IFCN0	11000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
							SFR Address	: 0x8A		
							SFR Page:	:F		
Bit 7:	Bit 7: IOSCEN: Internal Oscillator Enable Bit. 0: Internal Oscillator Disabled. 1: Internal Oscillator Enabled.									
Bit 6:	IFRDY: Inter	nal Oscillat	or Frequence	cy Ready Fl	ag.					
	0: Internal O	scillator not	running at	programme	ed frequency	y.				
	1: Internal O	scillator rur	ining at pro	grammed fr	equency.					
Bits 5–2:	Reserved.									
Bits 1–0:	IFCN1-0: Int	ernal Oscill	ator Freque	ncy Contro	Bits.					
	00: Internal (Oscillator is	divided by	8.						
	01: Internal Oscillator is divided by 4.									
	10: Internal Oscillator is divided by 2.									
	11: Internal Oscillator is divided by 1.									



SFR Definition 14.8. PLL0FLT: PLL Filter

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	PLLICO1	PLLICO0	PLLLP3	PLLLP2	PLLLP1	PLLLP0	00110001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	:: 0x8F
		SFR Page	e: F					
Bits 7–6:	UNUSED: R	ead = 00b;	Write = don	i't care.				
Bits 5–4:	PLLICO1-0:	PLL Currer	nt-Controlled	d Oscillator	Control Bits	S.		
	Selection is	based on th	ne desired o	utput frequ	ency, accor	ding to the	following ta	able:
					3 7	0	0	
	PL	L Output (Clock		PLLIC	01-0		
		65–100 MI	Hz		00			
		45–80 M⊦	lz		01			
		30–60 M⊦	lz		10			
		25–50 MF	lz		11			
			lter Control	Dite				
BIIS 3–0:	PLLLP3-0: F	LL LOOP FI		BIIS.		oording to t	ha fallawin	a toblo
	Selection is	based on tr	ie divided P	LL releiend	e clock, ac	cording to t	ne ioliowin	g lable.
	Divided	PLL Refer	ence Clock		PLLL	P3-0		
		19–30 MF	lz		000			
		12.2–19.5 N	ЛНz		001			
		7.8–12.5 M	lHz		011	1		
				I			I	

Table 14.2. PLL Frequency Characteristics

-40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units				
Input Frequency		5		30	MHz				
(Divided Reference Frequency)									
PLL Output Frequency		25		100*	MHz				
*Note: The maximum operating frequency of the C8051F124/5/6/7 is 50 MHz									



17.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.



Muxed 8-bit WRITE Without Bank Select

Figure 17.8. Multiplexed 8-bit MOVX without Bank Select Timing



Table 18.1. Port I/O DC Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Output High Voltage	I _{OH} = -3 mA, Port I/O Push-Pull I _{OH} = -10 μA, Port I/O Push-Pull	$V_{DD} - 0.7$ $V_{DD} - 0.1$			V
	I _{OH} = -10 mA, Port I/O Push-Pull		V _{DD} – 0.8		
Output Low Voltage	I _{OL} = 8.5 mA I _{OL} = 10 μA			0.6 0.1	V
	I _{OL} = 25 mA		1.0		
Input High Voltage (VIH)		$0.7 \mathrm{x} \mathrm{V}_\mathrm{DD}$			
Input Low Voltage (VIL)				0.3 x V _{DD}	
Input Leakage Current	DGND < Port Pin < V _{DD} , Pin Tri-state Weak Pullup Off			± 1	μA
	Weak Pullup On		10		
Input Capacitance			5		pF



The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.

18.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT.7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

18.1.4. Weak Pullups

By default, each Port pin has an internal weak pullup device enabled which provides a resistive connection (about 100 k Ω) between the pin and V_{DD}. The weak pullup devices can be globally disabled by writing a logic 1 to the Weak Pullup Disable bit, (WEAKPUD, XBR2.7). The weak pullup is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pullup device. The weak pullup device can also be explicitly disabled on any Port 1 pin by configuring the pin as an Analog Input, as described below.

18.1.5. Configuring Port 1 Pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX on the C8051F12x devices. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

- Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near V_{DD} / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
- 2. Disables the weak pullup device on the pin.
- 3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated P1MDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port1 Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to ADC2, however, it is strongly recommended. See the ADC2 section in this datasheet for further information.



TX0			uuuuu	3	
RXO	~///	////			
SCK					
MISO					
MOSI					*
NSS		~~~~~	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
SDA				Mi Mi	
sci.					
TX1	11)		1		
jRX1					
CEXO			1		
CEX1					
CEX2					
CEX3					
CEX4					8
CEXS					
EC)			////		
CPO					<u> </u>
GP1					<u> </u>
10	<u></u>				<u> </u>
	<i></i>				
3 3 		 		//////////////////////////////////////	
1999 () Tro		//// 		111 - 111 1111 - 111 1111 - 111	, /// , ////
 				41) - 41) 	, , , , , , , , , , , , , , , , , , ,
TA	////				· · · · · · · · · · · · · · · · · · ·
TARX				911 - 111 1111 - 1111	 \
/SYSCLX			 ////		
CNVSTRO			 ////		 \
CNVSTR2			 M)		······ ////

Figure 18.5. Priority Crossbar Decode Table (EMIFLE = 1; EMIF in Non-Multiplexed Mode; P1MDIN = 0xFF)



_											
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111		
-	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
								SFR Address: SFR Page:	0x80 All Pages		
	Bits7–0:	 P0.[7:0]: Port0 Output Latch Bits. (Write - Output appears on I/O pins per XBR0, XBR1, and XBR2 Registers) 0: Logic Low Output. 1: Logic High Output (open if corresponding P0MDOUT.n bit = 0). (Read - Regardless of XBR0, XBR1, and XBR2 Register settings). 0: P0.n pin is logic low. 1: P0.n pin is logic high. 									
	Note:	P0.7 (/WR), P0.6 (/RD), and P0.5 (ALE) can be driven by the External Data Memory Interface See Section "17. External Data Memory Interface and On-Chip XRAM" on page 219 for more information. See also SFR Definition 18.3 for information about configuring the Crossba for External Memory accesses.									

SFR Definition 18.4. P0: Port0 Data

SFR Definition 18.5. P0MDOUT: Port0 Output Mode



Rev. 1.4



23.2. Timer 2, Timer 3, and Timer 4

Timers 2, 3, and 4 are 16-bit counter/timers, each formed by two 8-bit SFR's: TMRnL (low byte) and TMRnH (high byte) where n = 2, 3, and 4 for timers 2, 3, and 4 respectively. Timers 2 and 4 feature autoreload, capture, and toggle output modes with the ability to count up or down. Timer 3 features auto-reload and capture modes, with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer 2, 3, and 4 Control registers (TMRnCN). Toggle output mode is selected using the Timer 2 or 4 Configuration registers (TMRnCF). These timers may also be used to generate a squarewave at an external pin. As with Timers 0 and 1, Timers 2, 3, and 4 can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. Timer 2 and 3 can be used to start an ADC Data Conversion and Timers 2, 3, and 4 can schedule DAC outputs. Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0. Only Timer 1 can be used to generate baud rates for UART 1.

The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the system clock or transitions on an external pin as the input for the timer). When C/Tn is set to 1, the timer is configured as a counter (i.e., high-to-low transitions at the Tn input pin increment (or decrement) the counter/timer register. Timer 3 and Timer 2 share the T2 input pin. Refer to **Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 238** for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin.

Timer 2, 3, and 4 can use either SYSCLK, SYSCLK divided by 2, SYSCLK divided by 12, an external clock divided by 8, or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/ Timer with Capture mode. Clearing the C/Tn bit (TMRnCN.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by two, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see SFR Definition 23.13). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/timer register (i.e., configured as a counter).

23.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's Decrement Enable Bit (DCENn) in the Timer Configuration Register (See SFR Definition 23.13) is set to '1', the timer can then count *up* or *down*. When DCENn = 1, the direction of the timer's count is controlled by the TnEX pin's logic level (Timer 3 shares the T2EX pin with Timer 2). When TnEX = 1, the counter/timer will count up; when TnEX = 0, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCENn = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCENn = 1.

