

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f121-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	20.2 SPI0 Master Mode Operation	275
	20.3 SPI0 Slave Mode Operation	277
	20.4 SPI0 Interrupt Sources	277
	20.5. Serial Clock Timing	278
	20.6 SPI Special Function Registers	280
21	UARTO	287
	21.1.UART0 Operational Modes	288
	21.1.1.Mode 0: Svnchronous Mode	288
	21.1.2.Mode 1: 8-Bit UART, Variable Baud Rate	289
	21.1.3.Mode 2: 9-Bit UART, Fixed Baud Rate	291
	21.1.4.Mode 3: 9-Bit UART, Variable Baud Rate	292
	21.2.Multiprocessor Communications	293
	21.2.1.Configuration of a Masked Address	293
	21.2.2.Broadcast Addressing	293
	21.3.Frame and Transmission Error Detection	294
22	.UART1	299
	22.1.Enhanced Baud Rate Generation	300
	22.2.Operational Modes	301
	22.2.1.8-Bit UART	301
	22.2.2.9-Bit UART	302
	22.3.Multiprocessor Communications	303
23	. Timers	309
23	. Timers	<b>309</b> 309
23	Timers	<b>309</b> 309 309
23	Timers	<b>309</b> 309 309 311
23	Timers         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	<b>309</b> 309 309 311 311
23	Timers.         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer	<b>309</b> 309 309 311 311 312
23	Timers.         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).         23.2.Timer 2, Timer 3, and Timer 4	<b>309</b> 309 311 311 312 317
23	Timers23.1.Timer 0 and Timer 123.1.1.Mode 0: 13-bit Counter/Timer23.1.2.Mode 1: 16-bit Counter/Timer23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)23.2.Timer 2, Timer 3, and Timer 423.2.1.Configuring Timer 2, 3, and 4 to Count Down	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>311</li> <li>312</li> <li>317</li> <li>317</li> </ul>
23	Timers.         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)         23.2.Timer 2, Timer 3, and Timer 4         23.2.1.Configuring Timer 2, 3, and 4 to Count Down         23.2.2.Capture Mode	<b>309</b> 309 311 311 312 317 317 318
23	Timers         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)         23.2.Timer 2, Timer 3, and Timer 4         23.2.1.Configuring Timer 2, 3, and 4 to Count Down         23.2.2.Capture Mode         23.2.3.Auto-Reload Mode	<b>309</b> 309 311 311 312 317 317 318 319
23	Timers.         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload.         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).         23.2.Timer 2, Timer 3, and Timer 4.         23.2.1.Configuring Timer 2, 3, and 4 to Count Down.         23.2.2.Capture Mode         23.2.3.Auto-Reload Mode         23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only)	<b>309</b> 309 311 311 312 317 317 318 319 320
23 24	<ul> <li>Timers</li></ul>	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>320</li> </ul>
23 24	<ul> <li>Timers.</li> <li>23.1.Timer 0 and Timer 1</li></ul>	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>326</li> </ul>
23	<ul> <li>Timers</li></ul>	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>328</li> <li>320</li> </ul>
23	<ul> <li>Timers</li></ul>	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>328</li> <li>329</li> <li>320</li> </ul>
23	<ul> <li>Timers</li></ul>	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>328</li> <li>329</li> <li>330</li> <li>321</li> </ul>
23	Timers         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)         23.2.Timer 2, Timer 3, and Timer 4         23.2.1.Configuring Timer 2, 3, and 4 to Count Down         23.2.2.Capture Mode         23.2.3.Auto-Reload Mode         23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only)         Programmable Counter Array         24.1.PCA Counter/Timer         24.2.Capture/Compare Modules         24.2.1.Edge-triggered Capture Mode         24.2.3.High Speed Output Mode         24.2.3.High Speed Output Mode	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>328</li> <li>329</li> <li>330</li> <li>331</li> <li>322</li> </ul>
23	Timers         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)         23.2.Timer 2, Timer 3, and Timer 4         23.2.2.Capture Mode         23.2.3.Auto-Reload Mode         23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only)         Programmable Counter/Timer         24.1.PCA Counter/Timer         24.2.Capture/Compare Modules         24.2.1.Edge-triggered Capture Mode         24.2.3.High Speed Output Mode         24.2.4.Frequency Output Mode         24.2.5.8.Bit Pulse Width Modulator Mode	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>328</li> <li>329</li> <li>330</li> <li>331</li> <li>332</li> <li>332</li> </ul>
23	Timers	<b>309</b> 309 309 311 312 317 317 317 318 320 <b>325</b> 326 328 329 330 331 332 333 324
23	Timers.         23.1.Timer 0 and Timer 1         23.1.1.Mode 0: 13-bit Counter/Timer         23.1.2.Mode 1: 16-bit Counter/Timer with Auto-Reload.         23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload.         23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).         23.2.Timer 2, Timer 3, and Timer 4.         23.2.2.Capture 3, and Timer 4.         23.2.3.Auto-Reload Mode         23.2.4.Toggle Output Mode (Timer 2 and Timer 4 Only)         Programmable Counter Array         24.1.PCA Counter/Timer         24.2.Capture/Compare Modules         24.2.Software Timer (Compare) Mode         24.2.3.High Speed Output Mode         24.2.4.Frequency Output Mode         24.2.5.8-Bit Pulse Width Modulator Mode         24.2.6.16-Bit Pulse Width Modulator Mode         24.2.6.16-Bit Pulse Width Modulator Mode         24.2.6.16-Bit Pulse Width Modulator Mode         24.2.8.Pagister Descriptions for PCA0	<ul> <li>309</li> <li>309</li> <li>309</li> <li>311</li> <li>312</li> <li>317</li> <li>318</li> <li>319</li> <li>320</li> <li>325</li> <li>326</li> <li>328</li> <li>329</li> <li>330</li> <li>331</li> <li>332</li> <li>333</li> <li>334</li> <li>325</li> </ul>



		Pin Nu	mbers			
Name	<sup>'</sup> F120 'F122 'F124 'F126	'F121 'F123 'F125 'F127	'F130 'F132	ʻF131 ʻF133	Туре	Description
VREF	12	7	12	7	A I/O	Bandgap Voltage Reference Output (all devices). DAC Voltage Reference Input (C8051F121/3/5/7 only).
VREFA		8			A In	ADC0 and ADC2 Voltage Reference Input.
VREF0	16		16	8	A In	ADC0 Voltage Reference Input.
VREF2	17		17		A In	ADC2 Voltage Reference Input.
VREFD	15		15		A In	DAC Voltage Reference Input.
AIN0.0	18	9	18	9	A In	ADC0 Input Channel 0 (See ADC0 Specification for complete description).
AIN0.1	19	10	19	10	A In	ADC0 Input Channel 1 (See ADC0 Specification for complete description).
AIN0.2	20	11	20	11	A In	ADC0 Input Channel 2 (See ADC0 Specification for complete description).
AIN0.3	21	12	21	12	A In	ADC0 Input Channel 3 (See ADC0 Specification for complete description).
AIN0.4	22	13	22	13	A In	ADC0 Input Channel 4 (See ADC0 Specification for complete description).
AIN0.5	23	14	23	14	A In	ADC0 Input Channel 5 (See ADC0 Specification for complete description).
AIN0.6	24	15	24	15	A In	ADC0 Input Channel 6 (See ADC0 Specification for complete description).
AIN0.7	25	16	25	16	A In	ADC0 Input Channel 7 (See ADC0 Specification for complete description).
CP0+	9	4	9	4	A In	Comparator 0 Non-Inverting Input.
CP0-	8	3	8	3	A In	Comparator 0 Inverting Input.
CP1+	7	2	7	2	A In	Comparator 1 Non-Inverting Input.
CP1-	6	1	6	1	A In	Comparator 1 Inverting Input.
DAC0	100	64			A Out	Digital to Analog Converter 0 Voltage Output. (See DAC Specification for complete descrip- tion).

 Table 4.1. Pin Definitions (Continued)



SFR Page: 0 SFR Address: 0xBA								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	AIN67IC	AIN45IC	AIN23IC	AIN01IC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
Bits7–4: Bit3: Bit2:	<ul> <li>UNUSED. Read = 0000b; Write = don't care.</li> <li>AIN67IC: AIN0.6, AIN0.7 Input Pair Configuration Bit.</li> <li>0: AIN0.6 and AIN0.7 are independent single-ended inputs.</li> <li>1: AIN0.6, AIN0.7 are (respectively) +, - differential input pair.</li> <li>AIN45IC: AIN0.4, AIN0.5 Input Pair Configuration Bit.</li> <li>0: AIN0.4 and AIN0.5 are independent single-ended inputs.</li> <li>1: AIN0.4 and AIN0.5 are independent single-ended inputs.</li> </ul>							
Bit1:	<ul> <li>AIN0.4, AIN0.5 are (respectively) +, - differential input pair.</li> <li>AIN23IC: AIN0.2, AIN0.3 Input Pair Configuration Bit.</li> <li>0: AIN0.2 and AIN0.3 are independent single-ended inputs.</li> <li>1: AIN0.2 AIN0.3 are (respectively) + - differential input pair.</li> </ul>							
Bit0:	<ul> <li>AIN01IC: AIN0.0, AIN0.1 Input Pair Configuration Bit.</li> <li>0: AIN0.0 and AIN0.1 are independent single-ended inputs.</li> <li>1: AIN0.0, AIN0.1 are (respectively) +, – differential input pair.</li> </ul>							
Note:	The ADC0 Dat	a Word is in	2's complem	nent format fo	or channels c	onfigured as	differential.	

#### SFR Definition 5.1. AMX0CF: AMUX0 Configuration



#### 6.2.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 6.3). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see **Section "6.2.3. Settling Time Requirements" on page 77**).







#### 6.2.3. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 6.4 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (*SA*) may be approximated by Equation 6.1. When measuring the Temperature Sensor output,  $R_{TOTAL}$  reduces to  $R_{MUX}$ . An absolute minimum settling time of 1.5 µs is required after any MUX or PGA selection. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

### Equation 6.1. ADC0 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 $R_{TOTAL}$  is the sum of the ADC0 MUX resistance and any external source resistance. *n* is the ADC resolution in bits (10).



**Differential Mode** 



Single-Ended Mode

### Figure 6.4. ADC0 Equivalent Input Circuits



SFR Page:	0							
SFR Addre	SFR Address: 0xBA							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	AIN67IC	AIN45IC	AIN23IC	AIN01IC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	,
Rite7_1.	LINUISED Re	ad - 0000k	v Write – d	on't care				
Dit37-4.			/, white – u	Configuration	n Dit			
DIIS.	AINO/IC. AIN	0.6, AINU.7		Coniiguratio				
	0: AIN0.6 and	AINU.7 are	eindepende	ent single-ei	nded inputs	•		
	1: AIN0.6, AII	N0.7 are (re	spectively)	+, - differer	ntial input pa	air.		
Bit2:	AIN45IC: AIN	0.4, AIN0.5	Input Pair	Configuratio	on Bit.			
	0: AIN0.4 and	AIN0.5 are	e independe	ent single-ei	nded inputs			
	1: AIN0.4. AI	N0.5 are (re	spectively)	+ differer	, tial input pa	air.		
Bit1	AIN23IC: AIN	0.2 AINO 3	Input Pair	Configuratio	on Bit			
DRT.	$0: \Lambda INO 2 and$		independe	ont single-o	nded inputs			
DVA	T: AINU.2, AII	NU.3 are (re	spectively)	+, - amerer	itiai input pa	air.		
Bit0:	AIN01IC: AIN	0.0, AIN0.1	Input Pair	Configuratio	on Bit.			
	0: AIN0.0 and	I AIN0.1 are	e independe	ent single-ei	nded inputs			
	1: AIN0.0, AII	N0.1 are (re	spectively)	+, - differer	itial input pa	air.		
		lard in in 2'a	aamalamaat	format for a	onnolo confi	aurod og diff	orontial	
note. If	ie ADCU Dala M		complement	ionnation cr		guieu as ulli	erenilai.	

### SFR Definition 6.1. AMX0CF: AMUX0 Configuration





Figure 6.9. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data

### 7.2. ADC2 Modes of Operation

ADC2 has a maximum conversion speed of 500 ksps. The ADC2 conversion clock (SAR2 clock) is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register. The maximum ADC2 conversion clock is 6 MHz.

#### 7.2.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2CM2-0) in ADC2CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD2BUSY bit of ADC2CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR2;
- 4. A Timer 2 overflow (i.e. timed continuous conversions);
- 5. Writing a '1' to the AD0BUSY of register ADC0CN (initiate conversion of ADC2 and ADC0 with a single software command).

During conversion, the AD2BUSY bit is set to logic 1 and restored to 0 when conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the interrupt flag in ADC2CN. Converted data is available in the ADC2 data word, ADC2.

When a conversion is initiated by writing a '1' to AD2BUSY, it is recommended to poll AD2INT to determine when the conversion is complete. The recommended procedure is:

Step 1. Write a '0' to AD2INT; Step 2. Write a '1' to AD2BUSY; Step 3. Poll AD2INT for '1'; Step 4. Process ADC2 data.

When CNVSTR2 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see **Section "18. Port Input/Output" on page 235** for more details on Port I/O configuration).

#### 7.2.2. Tracking Modes

The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1, ADC2 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a track-ing period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 signal is used to initiate conversions in low-power tracking mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.2). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power Track-and-Hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in **Section "7.2.3. Settling Time Requirements" on page 94**.







SFR Page: SFR Addre	2 ss: 0x88							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1EN	V CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bit7:	it7: CP1EN: Comparator1 Enable Bit. 0: Comparator1 Disabled. 1: Comparator1 Enabled.							
Bit6:	CP1OUT: Co	mparator1 (	Dutput State	e Flag.				
Bit5:	0: Voltage on CP1+ < CP1–. 1: Voltage on CP1+ > CP1–. CP1RIF: Comparator1 Rising-Edge Flag.							
	0: No Compa	rator1 Risin	g Edge has	s occurred s	since this fla	g was last o	cleared.	
	1: Comparato	or1 Rising E	dge has oc	curred.				
Bit4:	CP1FIF: Com	parator1 Fa	alling-Edge	Flag.				
	0: No Compa	rator1 Fallir	ig-Edge ha	s occurred s	since this fla	ag was last	cleared.	
	1: Comparato	or1 Falling-E	dge Interru	ipt has occu	urred.			
Bits3-2:	CP1HYP1-0		or1 Positive	Hysteresis	Control Bits	5.		
	00: Positive F	lysteresis L	5  m					
	10: Positive F	lysteresis =	5 mv. 10 m\/					
	11: Positive F	lysteresis –	15 m\/					
Bits1–0:	CP1HYN1-0	Comparate	or1 Negativ	e Hysteresi	s Control Bi	ts.		
Dito i oi	00: Negative	Hvsteresis	Disabled.	e rijetereer				
	01: Negative	Hysteresis	= 5 mV.					
	10: Negative	Hysteresis :	= 10 mV.					
	11: Negative	Hysteresis :	= 15 mV.					

### SFR Definition 10.3. CPT1CN: Comparator1 Control



#### SFR Definition 11.4. SFRNEXT: SFR Next Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0x85
							SFR Page	e: All Pages
Bits7–0:	SFR Page S a 3 byte SFF LAST is the i Stack, and w rupts cause Write: Sets the SFRPAG Read: Retu This is the va	tack Bits: S R Page Stac third entry. vill not caus pushes and the SFR P GE SFR to h urns the valuation	FR page co ck: SFRPAG The SFR sta e the stack I pops of the age contain ave this SF ue of the SF II go to the S	ontext is reta GE is the firs ack bytes m to 'push' or e SFR Page ned in the se R page valu FR page con SFR Page r	ained upon at entry, SFF ay be used 'pop'. Only Stack. econd byte ue upon a r ntained in th egister upo	interrupts/re RNEXT is the alter the co interrupts a of the SFR eturn from i ne second b n a return fr	eturn from ne second ontext in th and return Stack. Thi nterrupt. oyte of the rom interru	interrupts in , and SFR- e SFR Page from inter- s will cause SFR stack. .pt.

### SFR Definition 11.5. SFRLAST: SFR Last Register





Register	Address	SFR Page	Description	Page No.
ACC	0xE0	All Pages	Accumulator	page 153
ADC0CF	0xBC	0	ADC0 Configuration	page 62 <sup>1</sup> , page 80 <sup>2</sup>
ADC0CN	0xE8	0	ADC0 Control	page 63 <sup>1</sup> , page 81 <sup>2</sup>
ADC0GTH	0xC5	0	ADC0 Greater-Than High Byte	page 66 <sup>1</sup> , page 84 <sup>2</sup>
ADC0GTL	0xC4	0	ADC0 Greater-Than Low Byte	page 66 <sup>1</sup> , page 84 <sup>2</sup>
ADC0H	0xBF	0	ADC0 Data Word High Byte	page 64 <sup>1</sup> , page 82 <sup>2</sup>
ADC0L	0xBE	0	ADC0 Data Word Low Byte	page 64 <sup>1</sup> , page 82 <sup>2</sup>
ADC0LTH	0xC7	0	ADC0 Less-Than High Byte	page 67 <sup>1</sup> , page 85 <sup>2</sup>
ADC0LTL	0xC6	0	ADC0 Less-Than Low Byte	page 67 <sup>1</sup> , page 85 <sup>2</sup>
ADC2	0xBE	2	ADC2 Data Word	page 99 <sup>3</sup>
ADC2CF	0xBC	2	ADC2 Configuration	page 97 <sup>3</sup>
ADC2CN	0xE8	2	ADC2 Control	page 98 <sup>3</sup>
ADC2GT	0xC4	2	ADC2 Greater-Than	page 102 <sup>3</sup>
ADC2LT	0xC6	2	ADC2 Less-Than	page 102 <sup>3</sup>
AMX0CF	0xBA	0	ADC0 Multiplexer Configuration	page 60 <sup>1</sup> , page 78 <sup>2</sup>
AMX0SL	0xBB	0	ADC0 Multiplexer Channel Select	page 61 <sup>1</sup> , page 79 <sup>2</sup>
AMX2CF	0xBA	2	ADC2 Multiplexer Configuration	page 95 <sup>3</sup>
AMX2SL	0xBB	2	ADC2 Multiplexer Channel Select	page 96 <sup>3</sup>
В	0xF0	All Pages	B Register	page 153
CCH0CN	0xA1	F	Cache Control	page 215
CCH0LC	0xA3	F	Cache Lock	page 216
CCH0MA	0x9A	F	Cache Miss Accumulator	page 217
CCH0TN	0xA2	F	Cache Tuning	page 216
CKCON	0x8E	0	Clock Control	page 315
CLKSEL	0x97	F	System Clock Select	page 188
CPT0CN	0x88	1	Comparator 0 Control	page 123
CPT0MD	0x89	1	Comparator 0 Configuration	page 123
CPT1CN	0x88	2	Comparator 1 Control	page 124
CPT1MD	0x89	2	Comparator 1 Configuration	page 125
DAC0CN	0xD4	0	DAC0 Control	page 108 <sup>3</sup>
DAC0H	0xD3	0	DAC0 High Byte	page 107 <sup>3</sup>
DAC0L	0xD2	0	DAC0 Low Byte	page 107 <sup>3</sup>
DAC1CN	0xD4	1	DAC1 Control	page 110 <sup>3</sup>
DAC1H	0xD3	1	DAC1 High Byte	page 109 <sup>3</sup>
DAC1L	0xD2	1	DAC1 Low Byte	page 109 <sup>3</sup>
DPH	0x83	All Pages	es Data Pointer High Byte page 15	
DPL	0x82	All Pages	Data Pointer Low Byte page 1	

### Table 11.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.



	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
	-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
		SFR Address: 0xB8 SFR Page: All Pages								
Bits	7–6:	UNUSED. R	ead = 11b,	Write = don	't care.					
Bit5	5:	PT2: Timer 2	2 Interrupt F	Priority Cont	rol.					
		This bit sets	the priority	of the Time	r 2 interrup	t.				
		0: Timer 2 in	terrupt set	to low priori	ty.					
		1: Timer 2 in	terrupt set	to high prior	rity.					
Bit4		PS0: UARIC	Interrupt F	of the UAD	TOI. TO interrunt					
			torrupt set f		TO Interrupt					
		1. LIARTO in	terrunts set	to high price	ritv					
Bit3	3:	PT1: Timer 1	Interrupt F	riority Cont	rol.					
		This bit sets	the priority	of the Time	r 1 interrup	t.				
		0: Timer 1 in	terrupt set	to low priori	ty.					
		1: Timer 1 in	terrupts set	to high price	ority.					
Bit2	2:	PX1: Externa	al Interrupt	1 Priority C	ontrol.					
		This bit sets	the priority	of the Exte	rnal Interrup	ot 1 interrup	t.			
		0: External li	nterrupt 1 s	et to low pri	ority.					
Di+1		1: External II	nterrupt 1 s	et to nign p riority Cont	riority.					
DILI	•	This bit sets	the priority	of the Time	IUI. Ir A interrunt	ł				
		0. Timer 0 in	terrupt set t	to low priori	tv					
		1: Timer 0 in	terrupt set	to high prior	itv.					
Bit0	):	PX0: Externa	al Interrupt	0 Priority C	ontrol.					
		This bit sets	the priority	of the Exter	rnal Interrup	ot 0 interrup	t.			
		0: External li	nterrupt 0 s	et to low pri	ority.					
		1: External I	nterrupt 0 s	et to high p	riority.					

### SFR Definition 11.13. IP: Interrupt Priority



#### SFR Definition 12.7. MAC0ACC3: MAC0 Accumulator Byte 3



### SFR Definition 12.8. MAC0ACC2: MAC0 Accumulator Byte 2



### SFR Definition 12.9. MAC0ACC1: MAC0 Accumulator Byte 1





### SFR Definition 18.10. P2MDOUT: Port2 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	SFR Address: 0xA6 SFR Page: F							
<ul> <li>Bits7–0: P2MDOUT.[7:0]: Port2 Output Mode Bits.</li> <li>0: Port Pin output mode is configured as Open-Drain.</li> <li>1: Port Pin output mode is configured as Push-Pull.</li> </ul>								
Note:	SDA, SCL, and RX0 (when UART0 is in Mode 0) and RX1 (when UART1 is in Mode 0) are always configured as Open-Drain when they appear on Port pins.							

#### SFR Definition 18.11. P3: Port3 Data

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
	SFR Address: 0xB0 SFR Page: All Pages								
Bits7–0:	<ul> <li>97–0: P3.[7:0]: Port3 Output Latch Bits. (Write - Output appears on I/O pins per XBR0, XBR1, and XBR2 Registers)</li> <li>0: Logic Low Output.</li> <li>1: Logic High Output (open if corresponding P3MDOUT.n bit = 0). (Read - Regardless of XBR0, XBR1, and XBR2 Register settings).</li> <li>0: P3.n pin is logic low.</li> <li>1: P3.n pin is logic high.</li> </ul>								
Note:	P3.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as D[7:0] in Non-multiplexed mode). See <b>Section "17. External Data Memory Interface and On-Chip XRAM" on page 219</b> for more information about the External Memory Interface.								



SFR Definition	18.15. P5	: Port5 Data
----------------	-----------	--------------

R/W		R/W	Reset Value						
P5.7		P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0	11111111
Bit7		Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
								SFR Address SFR Page	: 0xD8 : F
Bits7–0:	<ul> <li>P5.[7:0]: Port5 Output Latch Bits.</li> <li>Write - Output appears on I/O pins.</li> <li>0: Logic Low Output.</li> <li>1: Logic High Output (Open-Drain if corresponding P5MDOUT bit = 0). See SFR Definition 18.16.</li> <li>Read - Returns states of I/O pins.</li> <li>0: P5.n pin is logic low.</li> <li>1: P5.n pin is logic high.</li> </ul>								
Note:	P5.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Non- multiplexed mode). See <b>Section "17. External Data Memory Interface and On-Chip</b> <b>XRAM" on page 219</b> for more information about the External Memory Interface.								

### SFR Definition 18.16. P5MDOUT: Port5 Output Mode





#### 21.1. UART0 Operational Modes

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 21.1.

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1, 2, 3, or 4 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1, 2, 3, or 4 Overflow	9	1 Start, 1 Stop

#### Table 21.1. UART0 Modes

#### 21.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 21.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 21.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK / 12. RX0 is forced to open-drain in Mode 0, and an external pullup will typically be required.









Figure 21.7. UART Multi-Processor Mode Interconnect Diagram

#### 21.3. Frame and Transmission Error Detection

#### All Modes:

The Transmit Collision bit (TXCOL0 bit in register SSTA0) reads '1' if user software writes data to the SBUF0 register while a transmit is in progress.

#### Modes 1, 2, and 3:

The Receive Overrun bit (RXOV0 in register SSTA0) reads '1' if a new data byte is latched into the receive buffer before software has read the previous byte. The Frame Error bit (FE0 in register SSTA0) reads '1' if an invalid (low) STOP bit is detected.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
	SFR Address: 0x SFR Page: 0						s: 0x89 e: 0			
Bit7:	GATE1: Timer 1 Gate Control.									
	0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.									
	1: Timer 1 enabled only when $TR1 = 1$ AND /INT1 = logic 1.									
Bit6:	C/T1: Cou	nter/Timer 1	Select.							
	0: Timer F	unction: Tim	er 1 increme	ented by clo	ck defined	by T1M bit (	CKCON.4	.).		
	1: Counter	Function: Ti	mer 1 increr	mented by h	high-to-low	transitions of	on externa	l input pin		
Rite5 1.	(11). T1N1 T1N	40: Timor 1 I	Mada Salad							
DIIS0-4.	These hits	select the T	imer 1 opera	ation mode						
							_			
	T1M1	T1M0		Mod	e					
	0	0	Mod	le 0: 13-bit (	counter/tim	er	_			
	0	1	Mod	le 1: 16-bit (	counter/tim	er	_			
	1	0	Mode 2: 8-bit counter/timer with auto-reload							
	1	1	Mode 3: Timer 1 inactive							
Bit3 <sup>.</sup>	GATE0 <sup>.</sup> Ti	mer () Gate (	Control							
Dito:	0: Timer 0	enabled whe	en TR0 = 1 i	rrespective	of /INT0 lo	gic level.				
	1: Timer 0	enabled only	when TR0	= 1 AND /II	VT0 = logic	1.				
Bit2:	C/T0: Counter/Timer Select.									
	0: Timer F	unction: Time	er 0 increme	ented by clo	ck defined	by T0M bit (	CKCON.3	s).		
	1: Counter	Function: Ti	mer 0 increr	mented by h	high-to-low	transitions of	on externa	l input pin		
Bits1-0:	TUNT-TU	viu: Timer u i	viode Select	ntion mode						
	mese bits select the timer o operation mode.									
	T0M1	T0M0	Mode							
	0 0 Mode 0: 13-bit counter/timer									
	0	1	Mod	e 1: 16-bit c	counter/time	er				
	1 0 Mode 2: 8-bit counter/timer with auto-reload									
	1	1	Mode 3	3: Two 8-bit	counter/tin	ners				

### SFR Definition 23.2. TMOD: Timer Mode



### SFR Definition 23.8. TMRnCN: Timer 2, 3, and 4 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
TFn	EXFn	-	-	EXENn	TRn	C/Tn	CP/RLn	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
SFR Addr	ess: TMR2CN:0xC	8;TMR3CN:0	C8;TMR4CN	:0xC8						
SFR Pa	age: TMR2CN: pag	ge 0;TMR3CN	: page 1;TMR	4CN: page 2						
Bit7:	Bit7: TFn: Timer 2. 3. and 4 Overflow/Underflow Flag.									
	Set by hardware when either the Timer overflows from 0xFFFF to 0x0000, underflows from									
	the value plac	ced in RCA	PnH:RCAP	nL to 0xFFF	F (in Auto-ı Ə Timer inte	reload Mode	e), or unde	rflows from		
	causes the C	PU to vecto	or to the Tin	ner interrupt	service rou	utine. This b	it is not au	utomatically		
DHC.	cleared by ha	rdware and	I must be c	leared by sc	oftware.					
BILO:	Set by hardward	z, 3, or 4 ⊑ are when ei	ither a capt	J. ure or reload	d is caused	by a high-to	o-low trans	sition on the		
	TnEX input p	in and EXE	Nn is logic	1. When the	Timer inte	rrupt is ena	bled, setti	ng this bit		
	causes the C	PU to vecto rdware and	or to the Tin	ner Interrupt leared by sc	Service rou	utine. This b	oit is not au	utomatically		
Bit5-4:	Reserved.				ntware.					
Bit3:	EXENn: Time	er 2, 3, and	4 External	Enable.	or conturo	n rolondo d	and contro	l the direc		
	tion of the tim	er/counter	(up or dowi	n count). If E	OCENn = 1,	, TnEX will o	determine	if the timer		
	counts up or	down when	in Auto-rel	oad Mode. I	f EXENn =	1, TnEX sh	ould be co	nfigured as		
	a digital input. 0: Transitions on the ThEX hin are ignored									
	1: Transitions on the ThEX pin cause capture, reload, or control the direction of timer count									
	(up or down) as follows:									
	value.	<u>e</u> . 1-lo-0		л пслрп	causes ne			plure limer		
	Auto-Reload Mode:									
	DCENn = 0: '1'-to-'0' transition causes reload of timer and sets the EXFn Flag. DCENn = 1: TnEX logic level controls direction of timer (up or down)									
Bit2:	TRn: Timer 2, 3, and 4 Run Control.									
	This bit enabl	les/disables	the respec	ctive Timer.						
	1: Timer enab	oled and rur	nning/count	ing.						
Bit1:	C/Tn: Counte	r/Timer Sel	ect.	ad by alaak	defined by "	TnN11.TnN1(	N			
	U: TIMER FUNCTION: TIMER INCREMENTED BY CLOCK DEFINED BY TIMM1: TIMMU (TMRnCF.4:TMRnCF.3).									
DHO	1: Counter Fu	unction: Tim	er increme	nted by high	n-to-low trar	nsitions on e	external in	put pin.		
BIIU:	This bit selec	ts whether	a Select. the Timer fi	unctions in c	apture or a	uto-reload i	mode.			
	0: Timer is in Auto-Reload Mode.									
	1: Timer is in	Capture Mo	ode.							
Note:	Timer 3 and <sup>-</sup>	Timer 2 sha	re the T2 a	nd T2EX pir	าร.					

