

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x8b, 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f121r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SFR Definition 23.6. THO: Timer Oghi Byte
SFR Definition 23.7. TH1: Timer 1 blh Byte
SFR Definition 23.8. TMRnCN: Time2, 3, and 4 Control
SFR Definition 23.9. TMRnCF: Time 2, 3, and 4 Conguiration
SFR Definition 23.10. RCAPnL: Timer 2, 3, and 4 Capture RegistLow Byte 323
SFR Definition 23.11. RCAPnH: Timer 2, 3, and 4 Capture Rober High Byte 323
SFR Definition 23.12. TMRnLTimer 2, 3, and Low Byte
SFR Definition 23.13. TMRnH Time2, 3, and 4 High Byte
SFR Definition 24.1. PCAOCN:PCA Control
SFR Definition 24.2. PCAOMD: PCAO Mode
SFR Definition 24.3. PCAOCPMnPCAO Capture/Compare Mode
SFR Definition 24.4. PCAOL: PCAO Counter/Timer Low Byte
SFR Definition 24.5. PCAOH: PCAOCounter/Timer High Byte
SFR Definition 24.6. PCAOCPLn: PQO Capture Module Low Byte
SFR Definition 24.7. PCAOCPHn: PQO Capture Module High Byte
JTAG Register Definition 25.1. IR: JTAG Instruction Register
JTAG Register Definition 25.2. DEVICEID: JTAG Device ID
JTAG Register Definition 25.3. FLASHCON: JTAG Flash Control
JTAG Register Definition 25.4. FLASHDAT: JTAG Flash Data
JTAG Register Definition 25.5. FLASHADR: JTAG Flash Address
-



## 1.3. JTAG Debug and Boundary Scan

JTAG boundary scan and debug circuitry is included which provinders intrusive, full speed, in-circuit debugging using the production part installed in the end application, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, proving full boundary scan for test and manufacturing purposes.

Silicon Labs' debugging systm supports inspection and modifioatiof memory and egisters, breakpoints, watchpoints, a stack monitor, and singlepistepNo additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F120DK development kit provides all the dhaare and software necessary to develop application code and perform in-circuit debugging with the C8051F12x or C8051F13x MCUs.

The kit includes a Windows (95 or later) developrenewitonment, a serial adapter for connecting to the JTAG port, and a target application board with a508020 MCU installed. All of the necessary communication cables and a wall-mount power supply as a supplied with the development kit. Silicon Labs debug environment is a vastly superior configuration developing and debugging embedded applications compared to standard MCU emulators, which use carebolic Chips" and target cables and require the MCU in the application board to store keted. Silicon Labs' debug environment both increases ease of use and preserves the performance of the precision, on-chip analog peripherals.




Figure 1.9. Development/In-System Debug Diagram



		Pin Nu	mbers			
Name	F120 F122 F124 F126	F123 F125	F130 F132	F131 F133	Туре	Description
DAC1	99	63			A Out	Digital to Analog Converter 1 Voltage Output. (See DAC Specificationfor complete descrip- tion).
P0.0	62	55	62	55	D I/	O Port 0.0. See Port Input/Output section for com plete description.
P0.1	61	54	61	54	D 1/	0 Port 0.1. See Port Input/Output section for com- plete description.
P0.2	60	53	60	53	D I/	O Port 0.2. See Port Input/Output section for com plete description.
P0.3	59	52	59	52	D I/	O Port 0.3. See Port Input/Output section for com plete description.
P0.4	58	51	58	51	D I/	O Port 0.4. See Port Input/Output section for com plete description.
ALE/PO.5	57	50	57	50	D I/	O ALE Strobe for External Memory Address bus (multiplexed mode) Port 0.5 See Port Input/Output section for complete description.
RD/P0.6	56	49	56	49	DI	O /RD Strobe for External Memory Address bus Port 0.6 See Port Input/Output section for complete description.
WR/PO.7	55	48	55	48	DI	O /WR Strobe for External Memory Address bus Port 0.7 See Port Input/Output section for complete description.
AIN2.0/A8/P1.0	36	29	36	29		IADC2 Input Channel O (See ADC2 Specification for complet@escription). Bit 8 External Memory Address bus (Non-multi- plexed mode) Port 1.0 See Port Input/Output section for complete description.
AIN2.1/A9/P1.1	35	28	35	28		Port 1.1. See Port Input/Output section for complete description.

 Table 4.1. Pin Definitions (Continued)






Figure 4.2. C8051F130/2 Piout Diagram (TQFP-100)



### 6.2.3. Settling Time Requirements

A minimum tracking time is required before an accurate ersion can be performed. This tracking time is determined by the ADCO MUX resistance, the ADCO sampling capacitance, any external source resistance, and the accuracy required in the conversion. Figure 6.4 shows equivalent ADCO input circuits for both Differential and Single-ended modes. Notified the equivalent time constant for both input circuits is the same. The required settling time for a given settling ac SA any sy be approximated by Equation 6.1. When measuring the Temperature Sensor out  $R_{H^{\pm}TAL}$  reduces to  $R_{MUX}$ . An absolute minimum settling time of 1.5  $\mu$ s is required after any MUX or PGA selection. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will methe tracking requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

## Equation 6.1. ADCO Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 $R_{TOTAL}$  is the sum of the ADCO MUX resistenced any external source resistance. *n* is the ADC resolution in bits (10).





Figure 6.4. ADCO Equivalent Input Circuits




 $C_{SAMPLE} = 10 pF$ 

## SFR Definition 6.9. ADCOLTH: A DCO Less-Than Data High Byte



## SFR Definition 6.10. ADCOLTL: ADCO Less-Than Data Low Byte





Mnemonic	Description	Bytes	Clock Cycles
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
Movx A, @Ri	Move external data (8-bit address) to A	1	3
Movx @Ri, A	Move A to external data (8-bit address)	1	3
Movx A, @Dptr	Move external data (16-bit address) to A	1	3
Movx @dptr, a	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
	Boolean Manipulation	•	
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complementof direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3*
JNC rel	Jump if Carry is not set	2	2/3*
JB bit, rel	Jump if direct bit is set	3	3/4*
JNB bit, rel	Jump if direct bit is not set	3	3/4*
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4*
	Program Branching		
ACALL addr11	Absolute subroutine call	2	3*
LCALL addr16	Long subroutine call	3	4*
RET	Return from subroutine	1	5*
RETI	Return from interrupt	1	5*
AJMP addr11	Absolute jump	2	3*
LJMP addr16	Long jump	3	4*
SJMP rel	Short jump (relative address)	2	3*
JMP @A+DPTR	Jump indirect relative to DPTR	1	3*



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	ES1	-	EADC2	EWADC2	ET4	EADCO	ET3	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit	0				
						\$	SFR Addres					
		SFR Page: All Pages										
Bit7:	UNUSED. Read = Ob, Write = don't care.											
Bit6:	ES1: Enable											
	This bit sets	s the mas	king of th	e UART1 int	errupt.							
	O: Disable U											
	1: Enable UA											
Bit5:	UNUSED. Re											
Bit4:	EADC2: Ena											
	This bit set: O: Disable A					sion interr	upt.					
	1: Enable A											
Bit3:	EWADC2: E											
Dittor	This bit set					on interrup	ot.					
	O: Disable A											
	1: Enable AD			rison Interr	upts.							
Bit2:	ET4: Enable											
	This bit set			e Timer 4 ir	iterrupt.							
	O: Disable T											
Bit1:	1: Enable Tir EADCO: Ena			nuoraion Int	torrupt							
DILI.	This bit sets					sion Interr	unt					
	O: Disable A					Sion interi	upt.					
	1: Enable AE											
BitO:	ET3: Enable											
	This bit sets the masking of the Timer 3 interrupt. O: Disable Timer 3 interrupts.											
	1: Enable Timer 3 interrupts.											

## SFR Definition 11.15. EIE2: Ex tended Interrupt Enable 2



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	PS1	-	PADC2	PWADC2	PT4	PADCO	PT3	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bito	5	
							SFR Address		
							SER Page	: All Pages	
Bit7:	UNUSED. Re	ead = Ob, \	Write = do	on't care.					
Bit6:	ES1: UART1	Interrupt	Priority C	ontrol.					
	This bit sets				errupt.				
	O: UART1 in								
	1: UART1 int								
Bit5:	UNUSED. Re								
Bit4:	PADC2: ADC								
	This bit sets		5			sion interr	upt.		
	0: ADC2 End								
Bit3:	1: ADC2 End PWADC2: A								
DILS.	This bit sets						int		
	0: ADC2 Wi		5				ιpι.		
	1: ADC2 Wi								
Bit2:	PT4: Timer		•		ingii prio	it j.			
	This bit set		5		upt.				
	O: Timer 4 i		5		•				
	1: Timer 4 ir	nterrupt s	et to high	priority.					
Bit1:	PADCO: ADC								
	This bit sets		5			sion Interr	upt.		
	O: ADCO End								
-	1: ADCO End				o high prio	ority.			
BitO:	PT3: Timer								
	This bit sets the priority of the Timer 3 interrupts.								
	O: Timer 3 interrupt set to low priority. 1: Timer 3 interrupt set to high priority.								
	i. Iimei 3 li	merrupt s	er to nigh	priority.					

## SFR Definition 11.17. EIP2: Ex tended Interrupt Priority 2




## SFR Definition 14.4. OSCXCN: External Oscillator Control

R	R/W	R/W	R/W		R	R/W	R/W	R/W	Reset Value
XTLVL	D KOSCMD	2 XOSCMD1	XOSCMD	0	-	XFCN2	XFCN1	XFCNO	00000000
Bit7	Bit6	Bit5	Bit4		Bit3	Bit2	Bit1	Bit	0
								SFR Address SFR Page	
								Sintiuge	
Bit7:		Crystal Oscil			g.				
		when XOS							
	5	Oscillator i			5	ole.			
Ditc 4		Oscillator is 2 O: External							
DI150 4		rnal Oscillat							
		rnal CMOS (				CMOS Cloc	k input or	i XTAI 1 ni	n)
									Clock input a
	XTAL1 pin								
	10x: RC/0	C Oscillator I	Mode with	n div	vide by 2	stage.			
	5	tal Oscillato							
		al Oscillator				2 stage.			
Bit3:		D. Read = $O_{,}$							
Bits2 0		External Os		equ	iency Co	ntrol Bits.			
	000-111:	see table be	NOW:						
	XFCN	Crystal (XC	$\overline{SCMD} = 1$	1x)	RC (X	DSCMD = 1		(OSCMD =	10x)
	000	<b>.</b>	32 kHz	,		≤ 25 kHz	· ·	Factor = C	
	001		f≤84 kHz	2		$f \le 50 \text{ km}$		Factor = 2	
	010	84 kHz<	f≤225 k⊦	z	50 kH	z< f≤100 k	Hz K	Factor =	7.7
	011	225 kHz<	f≤ 590 kl	Ηz	100 kł	l <u>≭</u> f≤200	kHz K	Factor =	22
	100	590 kHz	f≤1.5 Mŀ	Ιz	200 kł	lz< f≤ 400	kHz K	Factor =	65
	101	1.5 MHz	< f≤ 4 MH	Z	400 kł	lz< f≤800	kHz K	Factor =	180
	110	4 MHz<	f≤10 MH	Z	800 kł	lz< f≤1.6 N	1Hz K	Factor = $\epsilon$	664
	111	10 MHz<	f≤ 30 MF	lz	1.6 Mł	łz< f≤ 3.2 N	ЛНZ К I	Factor = 1	590
CRYSTA	L MODE (C	Circuit from	Figure 14.	Øpt	ion 1; XC	DSCMD = 1	1x)		
		FCN value to					,		
RC MO		from Figure							
	Choose X	FCN value to	o match fi	requ	lency rai	nge:			
		ੳ) / (R * Ç)							
		ency of ocsilat		z					
		itor value in							
		resistor va		- 0	VOCONA				
CIMOD		om Figure 1 Factor (KF)					1.		
		C *V <sub>DD</sub> ), whe		llati		icy desired	1.		
		ency of <b>osi</b> lat		7					
		itor value or			2 nins in	nF			
		ver Supply of				۲'			
	- 00 - 00								



17.6.1.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = 101 or 111.




Nonmuxed 8-bit WRITE without Bank Select

Figure 17.5. Non-multiplexed 8-bit MOYX without Bank Select Timing



### 17.6.2.2.8-bit MOVX without Bank Select: $\mbox{EMIOCF[4:2]}=\mbox{O01}$ or $\mbox{O11}$ .



Muxed 8-bit WRITE Without Bank Select

Figure 17.8. Multiplexed 8-bit MOX without Bank Select Timing



## SFR Definition 18.10. P2MDOUT: Port2 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO			
		SFR Address: OxA6 SFR Page: F								
Bits7 O:	Bits7 O: P2MDOUT.[7:0]: Port2 Output Mode Bits. O: Port Pin output mode is configured as Open-Drain. 1: Port Pin output mode is configured as Push-Pull.									
Note:	SDA, SCL, an always conf	•				•		in Mode O) a		

SFR Definition 18.11. P3: Port3 Data

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	Bit Addressable
						:	SFR Address: ( SFR Page: /	
Bits7 O:	P3.[7:0]: Po (Write - Out O: Logic Low 1: Logic High (Read - Rega O: P3.n pin i 1: P3.n pin is	put appe / Output. n Output ardless of s logic lov	ars on I/O (open if co XBRO, XB w.	pins per X prrespondii	ng P3MDO	UT.n bit =	0).	)
Note:	P3.[7:0] can mode, or as Interface an Interface.	D[7:0] in	Non-multi	plexed mo	de). Seeectic	on 17. Exte	ernal Data I	Vemory



## 20.1. Signal Descriptions

The four signals used by SPIO (MOSI, MISO, SCK, NSS) are described below.

#### 20.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output for master device and an input to slave devices. It is used to serially transfer data from the master shave. This signal is anoutput when SPIO is operating as a master and an input when SPIO is operating abave. Data is transferred most-significant bit first. When configured as a master, MOSI is drivent they MSB of the shift register in both 3- and 4-wire mode.

#### 20.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output for slave device and an input to the master device. It is used to serially transfer data from the slave to aster. This signal is input when SPIO is operating as a master and an output when SPIO is operating slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance stwhen the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

#### 20.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from theterradevice and an input to slave devices. It is used to synchronize the transfer of data between thermanst slave on the MOSI and MISO lines. SPIO generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

#### 20.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signadependent on the setting of the NSSMD1 and NSSMD0 bits in the SPIOCN register. There are three possible modes that can be selected with these bits:

- NSSMD[1:0] = OO: 3-Wire Master or 3-Wilage Mode: SPIO operates in 3-wire mode, and NSS is disabled. When operating as a slave deg, SPIO is always selected in 3-wire mode. Since no select signal is present, SPIO must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- 2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPIO operates in 4-wire mode, and NSS is enabled as an input. When operating a slave, NSS selects the SPIO device. When operating as a master, a 1-to-0 transition for SPIO so that multiple master devices can be used on the same SPI bus.
- 3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPperates in 4-wire mode, and NSS is enabled as an output. The setting NSSMDO determines what logievel the NSS pin will output. This configuration should only be used when operating SPIO as a master device.

See Figure 20.2, Figure 20.3, and Figure 20.4 for typicannection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the dewiden in 3-wire master or 3-wire slave mode, the NSS pin will be the transped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section Port Input/Output on page235 for general purpose port I/O and crossbar information.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
GATE1	C/T1	T1M1	T1M0	GATEO	C/TO	TOM1	TOMO	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	1				
		SFR Address: 0x89 SFR Page: 0										
Bit7:	GATE1: Timer 1 Gate Control. O: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level. 1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic 1.											
Bit6:	C/T1: Cou	unter/Time	er 1 Select.			0						
			imer 1 incre									
		r Functior	n: Timer 1 inc	remented	by high-to	low trans	itions on e	external inpu				
	(T1).		1 Maria Cala	-+								
BITS5 4:			1 Mode Sele ne Timer 1 op		ode.							
	T1M1	T1M0		Мос	le		]					
	0	0	Moo	de 0: 13-bi	t counter/	timer	-					
	0	1	Moo	de 1: 16-bi <sup>-</sup>	t counter/	timer						
	1	0	Mode 2: 8	-bit counte	er/timer w	ith auto-re	load					
	1	1	Μ	ode 3: Tim	er 1 inactiv	/e	-					
D:+0			. Control				-					
Bit3:			e Control. when TRO =	1 irrospoc	tivo of /INT	TO logic los						
			only when TF				vei.					
Bit2:		unter/Tim			/ 11110 - 10	Sylc 1.						
			imer 0 incre	mented by	clock defi	ned by TO	M bit (CKC	CON.3).				
								external inpu				
	(TO).											
Bits1 O:			0 Mode Sel									
	These bits	s select th	ne Timer O o	peration m	ode.							
	TOM1	TOMO		Mod	е							
	0	0	Mod	le 0: 13-bi	t counter/	timer						
	0	1	Moc	le 1: 16-bit	counter/t	imer						
	1	0	Mode 2: 8-	-bit counte	er/timer wi	th auto-re	load					
	1	1	Mode	3: Two 8-k	oit counter	/timers						
		•										

## SFR Definition 23.2. TMOD: Timer Mode



## SFR Definition 23.13. TMRnH Timer 2, 3, and 4 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	
SFR Address:	TMR2H: OxCE	); TMR3H: Ox	CD; TMR4H:	OxCD				
SFR Page:	TMR2H: page	O; TMR3H: p	age 1; TMR4	H: page 2				
				High Byte. ins thogen holy:	te of the <sup>-</sup>	16-bit Time	er 2, 3, an	d 4



## 24.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special FunctRegisters (SFRs) associated with it in the CIP-51 system controller. These registers are useektbange data with a module and configure the module's mode of operation.

Table 24.2 summarizes the bit settings in the PCAVIGP registers used to select the PCAO capture/compare module s operating modes. Setting the ECCFn bit in a PCAOCPMn register enables the module's CCFn interrupt. Note: PCAO interrupts must be globally enabled before individual CCFn interrupts are recognized. PCAO interrupts are globally enabled by setting the EA bit (IE.7) and the EPCAO bit (EIE1.3) to logic 1. See Figure 24.3 for details on the PCA interrupt configuration.




Figure 24.3. PCA Interrupt Block Diagram



	R	/W	R/W	R/W	R/W	R/W	R/W	Reset Valu	
-	-	-	-	CPS2	CPS1	CPSO	ECF	0000000	
Bit6	E	Bit5	Bit4	Bit3	Bit2	Bit1	BitC	)	
							SFR Address SFR Page:		
CIDL: PC	AO Cour	nter/Tim	ner Idle (	Control.					
Specifies	s PCAO b	ehavior	wehn CPI	J is in Idle	Mode.				
D: PCAO	continue	es to fu	nction r	ormallÿlevt	he system	controllies	in Idle Mo	ode.	
1: PCAO	operatio	n is sus	pended	white sys	tem contr	oller is in	Idle Mode.		
These bit	ts select	t the tin	neba <b>se</b> u	rce for <b>eh</b> F	PCAO coun	ter			
CPS2	CPS1	CPSO			Time	ebase			
0	0	0	System clock divided by 12						
0	0	1	System clock divided by 4						
0	1	0	Timer O overflow						
0	1	1			sitions on	ECI (max ı	rate = syst	tem clock	
1	0	0	Syster	m clock					
1	0	1	Extern	al clock div	vided by 8	(synchror	nized with	system clo	
1	1	0	Reserv	/ed	-	-			
1	1	1	Reserv	red					
	Specifies D: PCAO : PCAO UNUSED CPS2-CF These bit CPS2 0 0 0 0 0 0 1 1 1	SpecifiesPCAOSpecifiesPCAOSpecifiesPCAOPCAOoperationPCAOoperationJNUSED.ReadCPS2-CPSO:PCAThesebitsSelectCPS1OOOOOOO1O1O1O1O1O1O1O1O1O1O1O1O1O1O1	SpecifiesPCAObehaviorSpecifiesPCAOcontinuestoSpecifiesPCAOcontinuestoSpecifiesPCAOoperationissusJNUSED.Read=000b, VCPS2-CPS0:PCAOCauntThesebitsselectthetinCPS2CPS1CPS0CauntOOOOOOOOOOOO1OOO1O11O0111O1	Specifies PCAO behavior with CPDSpecifies PCAO continues to function rPCAO operation is suspendedUNUSED. Read = 000b, Write =CPS2-CPS0: PCAO Counter/TimeThese bits select the timebaseCPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1O0O0O1SystemO1O1O1O1D <td< td=""><td>Description<td< td=""><td>Specifies PCAO behavior weim CPU is in Idle Mode.Specifies PCAO continues to function normallylewithe systemSpecifies PCAO continues to function normallylewithe systemPCAO operation is suspended white system controlUNUSED. Read = 000b, Write = don't care.CPS2-CPS0: PCAO Counter/Timer Pulse Select.Chese bits select the timebasource for thPCAO counterCPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1O0System clock divided by 12O0110110110111111111111111</td><td>Specifies PCAO behavior websCPU is in Idle Mode.Specifies PCAO continues to function normally (PCAO operation is suspended while system controller is in UNUSED. Read = 000b, Write = don't care. CPS2-CPS0: PCAO Counter/Timer Pulse Select. These bits select the timebase ource for thPCAO counterCPS2CPS1CPS0CPS2CPS1CPS0O0System clock divided by 1200101System clock divided by 401001Cimer O overflow01110010110110110110110110110101010101010101010101010101011011011111111111111111111111&lt;</td><td>SFR Page:         CIDL: PCAO Counter/Timer Idle Control.         Specifies PCAO behavior wem CPU is in Idle Mode.         D: PCAO continues to function normallylewthe system controller is in Idle Mode.         D: PCAO continues to function normallylewthe system controller is in Idle Mode.         JNUSED. Read = 000b, Write = don't care.         CPS2-CPS0: PCAO Counter/Timer Pulse Select.         Timebase         O         O EPS2         O PS1         O System clock divided by 12         O         O O System clock divided by 4         O 1         O New Colspan="2"&gt;System clock divided by 4         O 1         O 0         O 0         O 1         O 0         O 1         O 0         O 1         O 0         O 1         O 1         O 1         O 1         O 1         O 1         O 1         <td col<="" td=""></td></td></td<></td></td<>	Description <td< td=""><td>Specifies PCAO behavior weim CPU is in Idle Mode.Specifies PCAO continues to function normallylewithe systemSpecifies PCAO continues to function normallylewithe systemPCAO operation is suspended white system controlUNUSED. Read = 000b, Write = don't care.CPS2-CPS0: PCAO Counter/Timer Pulse Select.Chese bits select the timebasource for thPCAO counterCPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1O0System clock divided by 12O0110110110111111111111111</td><td>Specifies PCAO behavior websCPU is in Idle Mode.Specifies PCAO continues to function normally (PCAO operation is suspended while system controller is in UNUSED. Read = 000b, Write = don't care. CPS2-CPS0: PCAO Counter/Timer Pulse Select. These bits select the timebase ource for thPCAO counterCPS2CPS1CPS0CPS2CPS1CPS0O0System clock divided by 1200101System clock divided by 401001Cimer O overflow01110010110110110110110110110101010101010101010101010101011011011111111111111111111111&lt;</td><td>SFR Page:         CIDL: PCAO Counter/Timer Idle Control.         Specifies PCAO behavior wem CPU is in Idle Mode.         D: PCAO continues to function normallylewthe system controller is in Idle Mode.         D: PCAO continues to function normallylewthe system controller is in Idle Mode.         JNUSED. Read = 000b, Write = don't care.         CPS2-CPS0: PCAO Counter/Timer Pulse Select.         Timebase         O         O EPS2         O PS1         O System clock divided by 12         O         O O System clock divided by 4         O 1         O New Colspan="2"&gt;System clock divided by 4         O 1         O 0         O 0         O 1         O 0         O 1         O 0         O 1         O 0         O 1         O 1         O 1         O 1         O 1         O 1         O 1         <td col<="" td=""></td></td></td<>	Specifies PCAO behavior weim CPU is in Idle Mode.Specifies PCAO continues to function normallylewithe systemSpecifies PCAO continues to function normallylewithe systemPCAO operation is suspended white system controlUNUSED. Read = 000b, Write = don't care.CPS2-CPS0: PCAO Counter/Timer Pulse Select.Chese bits select the timebasource for thPCAO counterCPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1CPS2CPS1O0System clock divided by 12O0110110110111111111111111	Specifies PCAO behavior websCPU is in Idle Mode.Specifies PCAO continues to function normally (PCAO operation is suspended while system controller is in UNUSED. Read = 000b, Write = don't care. CPS2-CPS0: PCAO Counter/Timer Pulse Select. These bits select the timebase ource for thPCAO counterCPS2CPS1CPS0CPS2CPS1CPS0O0System clock divided by 1200101System clock divided by 401001Cimer O overflow01110010110110110110110110110101010101010101010101010101011011011111111111111111111111<	SFR Page:         CIDL: PCAO Counter/Timer Idle Control.         Specifies PCAO behavior wem CPU is in Idle Mode.         D: PCAO continues to function normallylewthe system controller is in Idle Mode.         D: PCAO continues to function normallylewthe system controller is in Idle Mode.         JNUSED. Read = 000b, Write = don't care.         CPS2-CPS0: PCAO Counter/Timer Pulse Select.         Timebase         O         O EPS2         O PS1         O System clock divided by 12         O         O O System clock divided by 4         O 1         O New Colspan="2">System clock divided by 4         O 1         O 0         O 0         O 1         O 0         O 1         O 0         O 1         O 0         O 1         O 1         O 1         O 1         O 1         O 1         O 1 <td col<="" td=""></td>	

## SFR Definition 24.2. PCAOMD: PCAO Mode



Rev. 1.4

### 25.1. Boundary Scan

The DR in the Boundary Scan path is an 134-billftshegister. The Boundary DR provides control and observability of all the vdee pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

Bit	Action	Target
0	Capture	
	Update	Reset Enable to RST pin (64-pin TQFP devices)
1	Capture	Reset input from Fight pin (64-pin TQFP devices)
	Update	Reset output tREST pin (64-pin TQFP devices)
2	Capture	Reset Enable from MCU (100-pin TQFP devices)
	Update	Reset Enable to RST pin (100-pin TQFP devices)
3	Capture	Reset input from ST pin (100-pin TQFP devices)
	Update	Reset output tREST pin (100-pin TQFP devices)
4	Capture	External Clock from XTAL1 pin
	Update	Not used
5	Capture	Weak pullup enable from MCU
	Update	Weak pullup enable to Port Pins
6, 8, 10, 12, 14,	•	PO.n output enable from MCU (e.g. Bit6=PO.0, Bit8=PO.1, etc.)
	Update	PO.n output enable to pin (e.g. Bit6=PO.0oe, Bit8=PO.1oe, etc.)
7, 9, 11, 13, 15,	Capture	PO.n input from pin (eBjt7=P0.0, Bit9=P0.1, etc.)
17, 19, 21	Update	PO.n output to pin (eBjt7=PO.0, Bit9=PO.1, etc.)
22, 24, 26, 28, 3	Capture	P1.n output enable from MCU
32, 34, 36	Update	P1.n output enable to pin
23, 25, 27, 29, 3	1¢apture	P1.n input from pin
33, 35, 37	Update	P1.n output to pin
38, 40, 42, 44, 4	6Capture	P2.n output enable from MCU
48, 50, 52	Update	P2.n output enable to pin
39, 41, 43, 45, 4	7Çapture	P2.n input from pin
49, 51, 53	Update	P2.n output to pin
54, 56, 58, 60, 6	2Çapture	P3.n output enable from MCU
64, 66, 68	Update	P3.n output enable to pin
55, 57, 59, 61, 63	BCapture	P3.n input from pin
	Update	P3.n output to pin
70, 72, 74, 76, 78	BCapture	P4.n output enable from MCU
80, 82, 84	Update	P4.n output enable to pin
71, 73, 75, 77, 79	Capture	P4.n input from pin
	Update	P4.n output to pin
86, 88, 90, 92, 9		P5.n output enable from MCU
96, 98, 100	Update	P5.n output enable to pin
87, 89, 91, 93, 95	-	P5.n input from pin
97, 99, 101	Update	P5.n output to pin
		P6.n output enable from MCU
108, 110, 112, 114	,Update	P6.n output enable to pin
116		

Table 25.1. Boundary Data Register Bit Definitions

EXTEST provides access to both capture and upedatctions, while Sample only performs a capture.



	Davis dam. Data			( )
Table 25.1.	Boundary Data	Register Bit	Definitions (	(Continuea)

D!+	A	Tangat
Bit	Action	Target
		P6.n input from pin
109, 111, 113, 115	Update	P6.n output to pin
117		
		P7.n output enable from MCU
124, 126, 128,	Update	P7.n output enable to pin
130, 132		
	Capture	P7.n input from pin
	Update	P7.n output to pin
131, 133		

#### 25.1.1. EXTEST Instruction

The EXTEST instruction is accessed in the IR. The Boundar DR provides control adhobservability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

#### 25.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed a the IR. The Boundary DR prodes observability and presetting of the scan-path latches.

#### 25.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access the standard JTAG Bypass data register.

#### 25.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access the 32-bit Device ID register.

### JTAG Register Definition 25.2. DEVICEID: JTAG Device ID

