E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	64
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x8b, 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f122-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List Of Tables

1.	System Overview	
	Table 1.1. Product Selection Guide	20
2.	Absolute Maximum Ratings	
	Table 2.1. Absolute Maximum Ratings	38
3.	Global DC Electrical Characteristics	
	Table 3.1. Global DC Electrical Characteristics	
	(C8051F120/1/2/3 and C8051F130/1/2/3)	
	Table 3.2. Global DC Electrical Characteristics (C8051F124/5/6/7)	40
4.	Pinout and Package Definitions	
_	Table 4.1. Pin Definitions	41
5.	ADC0 (12-Bit ADC, C8051F120/1/4/5 Only)	
_	Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F120/1/4/5)	72
6.	ADC0 (10-Bit ADC, C8051F122/3/6/7 and C8051F13x Only)	
	Table 6.1. 10-Bit ADC0 Electrical Characteristics	• •
_	(C8051F122/3/6/7 and C8051F13x)	90
7.	ADC2 (8-Bit ADC, C8051F12x Only)	
~	Table 7.1. ADC2 Electrical Characteristics 1 1	103
8.	DACs, 12-Bit Voltage Mode (C8051F12x Only)	
•	Table 8.1. DAC Electrical Characteristics 1 Value of Performance 1	111
9.	Voltage Reference	110
10	Table 9.1. Voltage Reference Electrical Characteristics 1 Componenters 1	ΙIð
10.	.Comparators Table 10.1. Comparator Electrical Characteristics1	126
11	.CIP-51 Microcontroller	20
	Table 11.1. CIP-51 Instruction Set Summary 1	120
	Table 11.2. Special Function Register (SFR) Memory Map 1	
	Table 11.2. Special Function Register (SFR) Memory Map 11.3. Special Function Registers	
	Table 11.4. Interrupt Summary	
12	.Multiply And Accumulate (MAC0)	100
	Table 12.1. MAC0 Rounding (MAC0SAT = 0) \dots 1	168
13	Reset Sources	00
	Table 13.1. Reset Electrical Characteristics 1	83
14.	.Oscillators	
	Table 14.1. Oscillator Electrical Characteristics	85
	Table 14.2. PLL Frequency Characteristics 1	95
	Table 14.3. PLL Lock Timing Characteristics 1	
15.	. Flash Memory	
	Table 15.1. Flash Electrical Characteristics	200
16.	. Branch Target Cache	
17.	External Data Memory Interface and On-Chip XRAM	
	Table 17.1. AC Parameters for External Memory Interface 2	233






Figure 1.3. C8051F122/126 Block Diagram



1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F12x and C8051F13x utilize Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16-bit counter/timers, two full-duplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 8/4 byte-wide I/O Ports.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1


With the CIP-51's maximum system clock at 100 MHz, the C8051F120/1/2/3 and C8051F130/1/2/3 have a peak throughput of 100 MIPS (the C8051F124/5/6/7 have a peak throughput of 50 MIPS).



Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F120/1/4/5)

 V_{DD} = 3.0 V, AV+ = 3.0 V, VREF = 2.40 V (REFBE = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

— — — — — — — — — — — — — — — — — — —	12 	±1 ±1 — = cale, 100 — 2.5 — —	dB dB dB MHz clocks µs
66 —		±1 — — cale, 100 — 2.5 — —	LSB LSB LSB ppm/°C D ksps dB dB dB dB dB dB clocks µs
66 —	-7±3 ±0.25 7 Full Sc -75	±1 — — cale, 100 — 2.5 — —	LSB LSB ppm/°C D ksps dB dB dB dB dB dB clocks
66 —	-7±3 ±0.25 7 Full Sc -75		LSB LSB ppm/°C 0 ksps dB dB dB dB MHz clocks µs
66 —	-7±3 ±0.25 7 Full Sc -75	— — 2.5 —	LSB ppm/°C 0 ksps dB dB dB dB MHz clocks µs
66 —	±0.25 7 Full Sc 	— — 2.5 —	ppm/°C D ksps dB dB dB MHz clocks µs
66 —	Full So — —75	— — 2.5 —	O ksps dB dB dB dB MHz clocks μs
66 —	— –75	— — 2.5 —	dB dB dB MHz clocks µs
— — — 16			dB dB MHz clocks µs
			dB MHz clocks µs
	80 — — —		MHz clocks µs
	-		clocks µs
			clocks µs
			μs
1.5	—	_	-
_			
	_	100	ksps
		•	
0	_	VREF	V
GND	_	AV+	V
_	10	—	pF
		•	
—	±0.2	—	°C
—	776	—	mV
_	±8.5	—	mV
—	2.86	—	mV / °C
—	±0.034	—	mV / °C
		1	
_	450	900	μA
	.0.2	—	mV/V
_	-	- 2.86 - ±0.034	- 2.86 - ±0.034 - 450 900





6. ADC0 (10-Bit ADC, C8051F122/3/6/7 and C8051F13x Only)

The ADC0 subsystem for the C8051F122/3/6/7 and C8051F13x consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 10-bit successiveapproximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 6.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 6.1. The voltage reference used by ADC0 is selected as described in **Section "9. Voltage Reference" on page 113**. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.




Figure 6.1. 10-Bit ADC0 Functional Block Diagram

6.1. Analog Multiplexer and PGA

Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected to an on-chip temperature sensor (temperature transfer function is shown in Figure 6.2). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (SFR Definition 6.2), and the Configuration register AMX0CF (SFR Definition 6.1). The table in SFR Definition 6.2 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (SFR Definition 6.3). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.



8. DACs, 12-Bit Voltage Mode (C8051F12x Only)

The C8051F12x devices include two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1 μ A or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F120/2/4/6 devices) or the VREF pin (C8051F121/3/5/7 devices). Note that the VREF pin on C8051F121/3/5/7 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See **Section** "9. Voltage Reference" on page 113 for more information on configuring the voltage reference for the DACs.

8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.




Figure 8.1. DAC Functional Block Diagram

10. Comparators

Two on-chip programmable voltage comparators are included, as shown in Figure 10.1. The inputs of each comparator are available at dedicated pins. The output of each comparator is optionally available at the package pins via the I/O crossbar. When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes. See Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 238 for Crossbar and port initialization details.




Figure 10.1. Comparator Functional Block Diagram



Table 11.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register Address		SFR Page	Description	Page No.
TMR4L 0xCC 2		2	Timer/Counter 4 Low Byte	page 323
WDTCN	0xFF	All Pages	Watchdog Timer Control	page 181
XBR0	0xE1	F	Port I/O Crossbar Control 0	page 245
XBR1 0xE2 I		F	Port I/O Crossbar Control 1	page 246
XBR2 0xE3		F	Port I/O Crossbar Control 2	page 247
 Refers t Refers t Refers t Refers t Refers t 	o a register in t	the C8051F1 the C8051F1 the C8051F1 the C8051F1	122/3/6/7 and C8051F130/1/2/3 only. 120/1/2/3/4/5/6/7 only. 120/1/2/3 and C8051F130/1/2/3 only. 120/2/4/6 only.	

7. Refers to a register in the C8051F130/1/2/3 only.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0xD0 : All Pages
Bit7:	CY: Carry I This bit is s	•	ne last arithmet	tic operatio	n resulted	in a carry (a	addition) or	a borrow
			ared to 0 by all				, -	
Bit6:	AC: Auxilia							
			e last arithmeti					
Bit5:	from (subtr F0: User F		high order nib	ble. It is cl	eared to 0	by all other	arithmetic of	operations.
Dito.		•	able, general pu	urpose flac	ı for use uı	nder softwar	e control.	
Bits4–3:			Bank Select.					
	These bits	select whi	ch register ban	k is used o	during regi	ster accesse	es.	
	RS1	RS0	Register Bank	Add	ress			
	0	0	0	0x00-	-0x07			
	0	1	1	0x08-	-0x0F			
	1	0	2	0x10-	-0x17			
	1	1	3	0x18-	-0x1F			
Bit2:	OV: Overflo	ow Flag.						
Ditt.		•	der the followin	g circumst	ances:			
			SUBB instructi			ange overflo	W.	
			esults in an ove	· ·	•	er than 255)		
			uses a divide-l					
		is cleared	to 0 by the AD	D, ADDC,	SUBB, MI	JL, and DIV	instructions	s in all other
Bit1:	cases. F1: User F							
DILT.			able, general pu	Irnose flag	I for Use III	nder softwar	e control	
Bit0:	PARITY: P		sio, general pr				0.0011101.	
			e sum of the ei	ight bits in	the accum	ulator is odd	and cleare	d if the sum
	is even.			-				

SFR Definition 11.9. PSW: Program Status Word




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	ES1	-	EADC2	EWADC2	ET4	EADC0	ET3	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Addres	s: 0xE7 e: All Pages			
							or ren ag	o. / all l'agoo			
Bit7:	UNUSED. R			't care.							
Bit6:	ES1: Enable										
	This bit sets the masking of the UART1 interrupt.										
	0: Disable U		•								
D	1: Enable U/										
Bit5:	UNUSED. R										
Bit4:	This bit sets			nversion Inte	•	intorrunt					
			•		onversion	interrupt.					
	0: Disable ADC2 End of Conversion interrupts.1: Enable ADC2 End of Conversion Interrupts.										
Bit3:	EWADC2: Enable Window Comparison ADC2 Interrupt.										
	This bit sets the masking of ADC2 Window Comparison interrupt.										
	0: Disable A					•					
	1: Enable A[C2 Windo	w Compari	son Interrupt	S.						
Bit2:	ET4: Enable	Timer 4 In	terrupt								
	This bit sets	the maskir	ng of the Tir	mer 4 interrup	ot.						
	0: Disable Ti		•								
	1: Enable Tir										
Bit1:	EADC0: Ena					•					
	This bit sets		•		onversion	Interrupt.					
	0: Disable A										
Bit0:	1: Enable AE ET3: Enable			n interrupts.							
DILU.	This bit sets		•	nor 3 interrur	ht.						
	0: Disable Ti										
	1: Enable Tir		•								

SFR Definition 11.15. EIE2: Extended Interrupt Enable 2



Electrical specifications for the precision internal oscillator are given in Table 14.1. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.

SFR Definition 14.1. OSCICL: Internal Oscillator Calibration.



SFR Definition 14.2. OSCICN: Internal Oscillator Control

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value			
IOSCEN	I IFRDY	-	-	-	-	IFCN1	IFCN0	11000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address: SFR Page:				
Bit 7:	IOSCEN: Int 0: Internal O 1: Internal O	scillator Dis	abled.	Bit.							
Bit 6:	1: Internal Oscillator Enabled. Bit 6: IFRDY: Internal Oscillator Frequency Ready Flag. 0: Internal Oscillator not running at programmed frequency. 1: Internal Oscillator running at programmed frequency.										
Bits 5-2:	Reserved.			-							
Bits 1–0:	IFCN1-0: Int	ernal Oscilla	ator Freque	ncy Control	Bits.						
	00: Internal (Oscillator is	divided by	8.							
	01: Internal (Oscillator is	divided by	4.							
	10: Internal (Oscillator is	divided by	2.							
	11: Internal (Oscillator is	divided by	1.							



page 199). Important Note: Cache reads, cache writes, and the prefetch engine should be disabled whenever the FLRT bits are changed to a lower setting.

To shut down the PLL, the system clock should be switched to the internal oscillator or a stable external clock source, using the CLKSEL register. Next, disable the PLL by setting PLLEN (PLL0CN.1) to '0'. Finally, the PLL can be powered off, by setting PLLPWR (PLL0CN.0) to '0'. Note that the PLLEN and PLL-PWR bits can be cleared at the same time.

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	PLLLCK	0	PLLSRC	PLLEN	PLLPWR	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address: SFR Page:				
Bits 7–5:	UNUSED: R	ead = 000b	; Write = do	on't care.							
Bit 4:	Bits 7–5: UNUSED: Read = 000b; Write = don't care. Bit 4: PLLCK: PLL Lock Flag.										
	0: PLL Frequ										
	1: PLL Frequ	lency is loc	ked.								
Bit 3:	RESERVED										
Bit 2:	PLLSRC: PL										
	0: PLL Refer										
D:4.4.	1: PLL Refer			External Os	cillator.						
Bit 1:	PLLEN: PLL 0: PLL is hel										
	1: PLL is nei		N/P must h	o '1'							
Bit 0:	PLLPWR: PL										
Dit U.	0: PLL bias g			ed. No statio	c power is c	onsumed					
	1: PLL bias				•						
		,									

SFR Definition 14.5. PLL0CN: PLL Control





			Lock Status
	TAG 0	SLOT 0	UNLOCKED
	TAG 1	SLOT 1	UNLOCKED
Cache Push	TAG 2	SLOT 2	UNLOCKED
Operations Decrement			UNLOCKED
CHSLOT			1
A			
	TAG 57	SLOT 57	UNLOCKED
CHSLOT = 58	TAG 58	SLOT 58	UNLOCKED
\perp	TAG 59	SLOT 59	LOCKED
Cache Pop	TAG 60	SLOT 60	LOCKED
Operations	TAG 61	SLOT 61	LOCKED
Increment	TAG 62	SLOT 62	LOCKED
CHSLOT			•

Figure 16.3. Cache Lock Operation



19.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFR's: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

19.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5 µs delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50 µs and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters one of 27 possible states. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
SM00	SM10	SM20	REN0	TB80	RB80	TI0	RI0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Addres	Bit Addressable s: 0x98			
							SFR Pag				
Bits7–6:		10: Serial Po	rt Operatior	n Mode:							
	Write:				A						
	When writt	en, these bits	s select the	Serial Por	Operation	Mode as f	ollows:				
	SM00	SM10		Mod	e		1				
			Mode			۵					
	0	0 0 Mode 0: Synchronous Mode 0 1 Mode 1: 8-Bit UART, Variable Baud Rate									
	1	0			Fixed Bau		-				
	1			-	/ariable Bau						
	I	I		DIL UAR I, V		lu Rale]				
	Reading th	ese bits retu	rns the curr	ent LIART() mode as d	lefined abo	סער				
Bit5:	-										
Bito.	SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode.										
	Mode 0: No effect										
	Mode 1: Checks for valid stop bit.										
	0: Logic level of stop bit is ignored.										
	1: RIO will only be activated if stop bit is logic level 1.										
	Mode 2 and 3: Multiprocessor Communications Enable.										
	0: Logic level of ninth bit is ignored.										
	1:	RI0 is set and	d an interru	pt is gener	ated only w	hen the ni	nth bit is log	gic 1 and the			
		ddress match		RT0 addres	s or the bro	adcast ad	dress.				
Bit4:		ceive Enable.									
		ables/disable		0 receiver							
		reception dis									
		reception ena									
Bit3:		h Transmissi									
	The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3. It is not used in Modes 0 and 1. Set or cleared by software as required.										
D:+0.				r cleared b	y sonware a	as required	1.				
Bit2:		th Receive Bi		f the ninth	hit roopiyor	lin Madaa	2 and 2 In	Mada 1 if			
		assigned the									
	SM20 is logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0.										
Bit1:		mit Interrupt F									
Dit i.		dware when a		ta has bee	n transmitte	ed by LIAR	T0 (after th	e 8th bit in			
		at the begin									
		etting this bit									
	-	ist be cleared				0,	onaptoon				
Bit0:		ve Interrupt F		., <u>.</u>							
		dware when a	-	ta has bee	n received	by UART0	(as selecte	ed by the			
		When the U/									

SFR Definition 21.1. SCON0: UART0 Control



23. Timers

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADCs, DACs, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 3 offers 16-bit auto-reload and capture. Timers 2 and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a 50% duty-cycle square-wave (toggle output) at an external port pin.

Timer 0 and Timer 1 Modes:	Timer 2, 3 and 4 Modes:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Toggle Output (Timer 2 and 4 only)
Two 8-bit counter/timers (Timer 0 only)	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 23.3 for pre-scaled clock selection). Timers 0 and 1 can be configured to use either the pre-scaled clock signal or the system clock directly. Timers 2, 3, and 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

23.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate 8-bit SFRs: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "11.3.5. Interrupt Register Descriptions" on page 157); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 11.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1–T0M0 in the Counter/Timer Mode register (TMOD). Both timers can be configured independently.

23.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading the TL0 register. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.



SFR Definition 23.13. TMRnH Timer 2, 3, and 4 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address:	TMR2H: 0xCE); TMR3H: 0x0	CD; TMR4H: 0	xCD				
SFR Page:	TMR2H: page	0; TMR3H: pa	age 1; TMR4H	l: page 2				
Bits 7–0: TI TI				jh Byte. the high by	te of the 16	-bit Timer 2	, 3, and 4	



24.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.

SFR Definition 24.1.	PCA0CN: PCA Control
----------------------	---------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
	SFR Address: 0xD8											
							SFR Pag	e: 0				
Bit7:	CF: PCA Co	ounter/Time	r Overflow F	-lag.								
	Set by hardware when the PCA0 Counter/Timer overflows from 0xFFFF to 0x0000. When											
	the Counter/	Timer Over	flow (CF) in	iterrupt is ei	nabled, sett	ing this bit	causes the	CPU to veo				
	tor to the CF			ne. This bit	is not auton	natically cle	eared by ha	rdware and				
	must be clea											
Bit6:	CR: PCA0 C											
	This bit enables/disables the PCA0 Counter/Timer.											
	0: PCA0 Counter/Timer disabled. 1: PCA0 Counter/Timer enabled.											
о: <i>н</i> г.					_							
Bit5:	CCF5: PCA					ra \A/hana th						
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is											
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This											
Bit4:	bit is not automatically cleared by hardware and must be cleared by software. CCF4: PCA0 Module 4 Capture/Compare Flag.											
5114.	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is											
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This											
	bit is not automatically cleared by hardware and must be cleared by software.											
3it3:	CCF3: PCA0 Module 3 Capture/Compare Flag.											
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is											
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This											
	bit is not automatically cleared by hardware and must be cleared by software.											
Bit2:	CCF2: PCA	0 Module 2	Capture/Co	mpare Flag	J.							
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is											
	enabled, set							outine. This				
	bit is not aut					cleared by	software.					
Bit1:	CCF1: PCA											
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is											
	enabled, set	•						outine. This				
	bit is not automatically cleared by hardware and must be cleared by software.											
BitO:				CCF0: PCA0 Module 0 Capture/Compare Flag.								
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This											
	فالممتم											
	enabled, set bit is not aut	ting this bit	causes the	CPU to ve	ctor to the C	CF interru	ot service re					





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com