E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	64
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x8b, 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f122-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

13. Reset Sources	
Figure 13.1. Reset Sources	177
Figure 13.2. Reset Timing	178
14. Oscillators	
Figure 14.1. Oscillator Diagram	185
Figure 14.2. PLL Block Diagram	191
15. Flash Memory	
Figure 15.1. Flash Memory Map for MOVC Read and MOVX Write Operations	201
Figure 15.2. 128 kB Flash Memory Map and Security Bytes	204
Figure 15.3. 64 kB Flash Memory Map and Security Bytes	205
16. Branch Target Cache	
Figure 16.1. Branch Target Cache Data Flow	211
Figure 16.2. Branch Target Cache Organiztion	212
Figure 16.3. Cache Lock Operation	214
17. External Data Memory Interface and On-Chip XRAM	
Figure 17.1. Multiplexed Configuration Example	222
Figure 17.2. Non-multiplexed Configuration Example	223
Figure 17.3. EMIF Operating Modes	224
Figure 17.4. Non-multiplexed 16-bit MOVX Timing	227
Figure 17.5. Non-multiplexed 8-bit MOVX without Bank Select Timing	228
Figure 17.6. Non-multiplexed 8-bit MOVX with Bank Select Timing	229
Figure 17.7. Multiplexed 16-bit MOVX Timing	230
Figure 17.8. Multiplexed 8-bit MOVX without Bank Select Timing	231
Figure 17.9. Multiplexed 8-bit MOVX with Bank Select Timing	232
18. Port Input/Output	
Figure 18.1. Port I/O Cell Block Diagram	235
Figure 18.2. Port I/O Functional Block Diagram	237
Figure 18.3. Priority Crossbar Decode Table (EMIFLE = 0; P1MDIN = 0xFF)	238
Figure 18.4. Priority Crossbar Decode Table	
(EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xFF)	241
Figure 18.5. Priority Crossbar Decode Table	
(EMIFLE = 1; EMIF in Non-Multiplexed Mode; P1MDIN = 0xFF)	242
Figure 18.6. Crossbar Example	244
19. System Management Bus / I2C Bus (SMBus0)	
Figure 19.1. SMBus0 Block Diagram	259
Figure 19.2. Typical SMBus Configuration	260
Figure 19.3. SMBus Transaction	261
Figure 19.4. Typical Master Transmitter Sequence	262
Figure 19.5. Typical Master Receiver Sequence	262
Figure 19.6. Typical Slave Transmitter Sequence	263
Figure 19.7. Typical Slave Receiver Sequence	263
20. Ennanced Serial Peripheral Interface (SPI0)	070
Figure 20.1. SPI Block Diagram	2/3
Figure 20.2. Multiple-Master Mode Connection Diagram	2/6
Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram	2/6



Ordering Part Number	MIPS (Peak)	Flash Memory	RAM	2-cycle 16 by 16 MAC	External Memory Interface	SMBus/I2C	IdS	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	12-bit 100ksps ADC Inputs	10-bit 100ksps ADC Inputs	8-bit 500ksps ADC Inputs	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Lead-Free (RoHS Compliant)	Package
C8051F120	100	128 k	8448	~	~	~	~	2	5	~	64	8	-	8	~	~	12	2	2	-	100TQFP
C8051F120-GQ	100	128 k	8448	~	\checkmark	~	\checkmark	2	5	~	64	8	-	8	~	\checkmark	12	2	2	\checkmark	100TQFP
C8051F121	100	128 k	8448	~	\checkmark	\checkmark	\checkmark	2	5	~	32	8	-	8	~	\checkmark	12	2	2	-	64TQFP
C8051F121-GQ	100	128 k	8448	~	\checkmark	~	\checkmark	2	5	\checkmark	32	8	-	8	~	\checkmark	12	2	2	\checkmark	64TQFP
C8051F122	100	128 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	8	\checkmark	\checkmark	12	2	2	-	100TQFP
C8051F122-GQ	100	128 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	8	\checkmark	\checkmark	12	2	2	\checkmark	100TQFP
C8051F123	100	128 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	8	\checkmark	\checkmark	12	2	2	-	64TQFP
C8051F123-GQ	100	128 k	8448	\checkmark	$\mathbf{\mathbf{Y}}$	\checkmark	$\mathbf{\mathbf{Y}}$	2	5	\checkmark	32	-	8	8	\checkmark	$\mathbf{\mathbf{Y}}$	12	2	2	\checkmark	64TQFP
C8051F124	50	128 k	8448	-	\checkmark	~	~	2	5	~	64	8	-	8	~	\checkmark	12	2	2	-	100TQFP
C8051F124-GQ	50	128 k	8448	-	~	~	~	2	5	\checkmark	64	8	-	8	\checkmark	~	12	2	2	<	100TQFP
C8051F125	50	128 k	8448	-	\checkmark	\checkmark	\checkmark	2	5	~	32	8	-	8	\checkmark	\checkmark	12	2	2	-	64TQFP
C8051F125-GQ	50	128 k	8448	-	\checkmark	\checkmark	\checkmark	2	5	~	32	8	-	8	\checkmark	\checkmark	12	2	2	\checkmark	64TQFP
C8051F126	50	128 k	8448	-	\checkmark	\checkmark	\checkmark	2	5	~	64	-	8	8	\checkmark	\checkmark	12	2	2	-	100TQFP
C8051F126-GQ	50	128 k	8448	-	\checkmark	\checkmark	\checkmark	2	5	~	64	-	8	8	V	\checkmark	12	2	2	\checkmark	100TQFP
C8051F127	50	128 k	8448	-	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	8	\checkmark	\checkmark	12	2	2	-	64TQFP
C8051F127-GQ	50	128 k	8448	-	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	8	\checkmark	\checkmark	12	2	2	\checkmark	64TQFP
C8051F130	100	128 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	-	\checkmark	\checkmark	-	-	2	-	100TQFP
C8051F130-GQ	100	128 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	-	\checkmark	\checkmark	-	-	2	\checkmark	100TQFP
C8051F131	100	128 k	8448	V	\checkmark	\checkmark	\checkmark	2	5	~	32	-	8	-	V	\checkmark	-	-	2	-	64TQFP
C8051F131-GQ	100	128 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	-	\checkmark	\checkmark	-	-	2	\checkmark	64TQFP
C8051F132	100	64 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	-	\checkmark	\checkmark	-	-	2	-	100TQFP
C8051F132-GQ	100	64 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	8	-	\checkmark	\checkmark	-	-	2	\checkmark	100TQFP
C8051F133	100	64 k	8448	\checkmark	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	8	-	\checkmark	\checkmark	-	-	2	-	64TQFP
C8051F133-GQ	100	64 k	8448	\checkmark	\checkmark	V	\checkmark	2	5	\checkmark	32	-	8	-	\checkmark	\checkmark	-	-	2	\checkmark	64TQFP

Table 1.1. Product Selection Guide





Figure 1.5. C8051F130/132 Block Diagram

1.9. 8-Bit Analog to Digital Converter

The C8051F12x devices have an on-board 8-bit SAR ADC (ADC2) with an 8-channel input multiplexer and programmable gain amplifier. This ADC features a 500 ksps maximum throughput and true 8-bit linearity with an INL of ±1LSB. Eight input pins are available for measurement. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply (AV+) and an external VREF pin. On the 100-pin TQFP devices, ADC2 has its own dedicated Voltage Reference input pin; on the 64-pin TQFP devices, ADC2 shares a Voltage Reference input pin with ADC0. User software may put ADC2 into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset). The PGA gain can be set in software to 0.5, 1, 2, or 4.

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. ADC2 conversions may also be synchronized with ADC0 software-commanded conversions. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 8-bit data word is latched into an SFR upon completion.

Figure 1.14. 8-Bit ADC Diagram

		Pin Nu	mbers			
Name	ʻF120 ʻF122 ʻF124 ʻF126	[•] F121 [•] F123 [•] F125 [•] F127	'F130 'F132	ʻF131 ʻF133	Туре	Description
A8m/A0/P6.0	80		80		D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multi- plexed mode) Port 6.0 See Port Input/Output section for complete description.
A9m/A1/P6.1	79		79		D I/O	Port 6.1. See Port Input/Output section for com- plete description.
A10m/A2/P6.2	78		78		D I/O	Port 6.2. See Port Input/Output section for com- plete description.
A11m/A3/P6.3	77		77		D I/O	Port 6.3. See Port Input/Output section for com- plete description.
A12m/A4/P6.4	76		76		D I/O	Port 6.4. See Port Input/Output section for complete description.
A13m/A5/P6.5	75		75		D I/O	Port 6.5. See Port Input/Output section for com- plete description.
A14m/A6/P6.6	74		74		D I/O	Port 6.6. See Port Input/Output section for com- plete description.
A15m/A7/P6.7	73		73		D I/O	Port 6.7. See Port Input/Output section for com- plete description.
AD0/D0/P7.0	72		72		D I/O	Bit 0 External Memory Address/Data bus (Multi- plexed mode) Bit 0 External Memory Data bus (Non-multi- plexed mode) Port 7.0 See Port Input/Output section for complete description.
AD1/D1/P7.1	71		71		D I/O	Port 7.1. See Port Input/Output section for complete description.
AD2/D2/P7.2	70		70		D I/O	Port 7.2. See Port Input/Output section for com- plete description.
AD3/D3/P7.3	69		69		D I/O	Port 7.3. See Port Input/Output section for com- plete description.
AD4/D4/P7.4	68		68		D I/O	Port 7.4. See Port Input/Output section for complete description.

Table 4.1. Pin Definitions (Continued)

SFR Definition 5.2. AMX0SL: AMUX0 Channel Select

	R/W	R/W	R/W	R/W	/ F	R/W	R/W	R/W	R/W	Reset Value
	-	-	-	-	AMX	(OAD3 AM	IX0AD2 A	MX0AD1	AMX0AD	0000000
	Bit7	Bit6	Bit5	Bit4	E	Bit3	Bit2	Bit1	Bit0	
Bits Bits	7–4: U 3–0: A 00	NUSED. F MX0AD3– 000-1111b:	Read = 00 0: AMX0 : ADC Inp	000b; Write Address B outs selecte	= don't c its. ed per ch	care. art below.				
					Α	MX0AD3	-0			
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0001	+(AIN0.0) –(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
Bits	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR
0CF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
AMX	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2)		+(AIN0.4)		+(AIN0.6)		TEMP

SFR Definition 6.2. AMX0SL: AMUX0 Channel Select

SFR SFR	Page: Address:	0 0xBB									
	R/W	R/W	R/W	R/W	/ R	2/W	R/W	R/W	R/W	Reset Value	
	-	-	-	-	AMX	(0AD3 AM	X0AD2 A	MX0AD1 A	MX0AD	00000000	
	Bit7	Bit6	Bit5	Bit4	E	Bit3	Bit2	Bit1	Bit0	_	
Bits7–4: UNUSED. Read = 0000b; Write = don't care. Bits3–0: AMX0AD3–0: AMX0 Address Bits. 0000-1111b: ADC Inputs selected per chart below.											
					A	MX0AD3	-0				
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx	
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR	
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR	
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR	
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	AIN0.6	AIN0.7	TEMP SENSOR	
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR	
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR	
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR	
Bits	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		AIN0.6	AIN0.7	TEMP SENSOR	
(OCF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
AMX	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		AIN0.4	AIN0.5	+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR	
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(AIN0.4) -(AIN0.5)		+(AIN0.6) -(AIN0.7)		TEMP SENSOR	

Table 6.1. 10-Bit ADC0 Electrical Characteristics (C8051F122/3/6/7 and C8051F13x)

V_{DD} = 3.0 V, AV+ = 3.0 V, VREF = 2.40 V (REFBE = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
	DC Accuracy				
Resolution		T	10		bits
Integral Nonlinearity		<u> </u>		±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	1 —		±1	LSB
Offset Error		1 —	±0.5	—	LSB
Full Scale Error	Differential mode	<u> </u>	-1.5±0.5	—	LSB
Offset Temperature Coefficient		<u> </u>	±0.25	—	ppm/°C
Dynamic Performance (1	0 kHz sine-wave input, 0 to 1	dB below	Full Scale	e, 100 ks	ps
Signal-to-Noise Plus Distortion		59	—		dB
Total Harmonic Distortion	Up to the 5 th harmonic		-70		dB
Spurious-Free Dynamic Range		<u> </u>	80	—	dB
	Conversion Rate				
SAR Clock Frequency		\top	_	2.5	MHz
Conversion Time in SAR Clocks		16	—		clocks
Track/Hold Acquisition Time		1.5	—	—	μs
Throughput Rate		<u> </u>	—	100	ksps
	Analog Inputs				
Input Voltage Range	Single-ended operation	0	—	VREF	V
*Common-mode Voltage Range	Differential operation	AGND		AV+	V
Input Capacitance		1 —	10	—	pF
	Temperature Sensor				
Linearity ¹			±0.2	「 <u> </u>	°C
Offset	(Temp = 0 °C)	<u> </u>	776		mV
Offset Error ^{1,2}	(Temp = 0 °C)	<u> </u>	±8.5	—	mV
Slope		<u> </u>	2.86	—	mV/°C
Slope Error ²		<u> </u>	±0.034	—	mV/°C
	Power Specifications				
Power Supply Current (AV+ supplied to ADC)	Operating Mode, 100 ksps	-	450	900	μA
Power Supply Rejection		—	±0.3	—	mV/V
Notes:			·		

1. Includes ADC offset, gain, and linearity variations.

2. Represents one standard deviation from the mean.

8. DACs, 12-Bit Voltage Mode (C8051F12x Only)

The C8051F12x devices include two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1 μ A or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F120/2/4/6 devices) or the VREF pin (C8051F121/3/5/7 devices). Note that the VREF pin on C8051F121/3/5/7 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See **Section** "9. Voltage Reference" on page 113 for more information on configuring the voltage reference for the DACs.

8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

Figure 8.1. DAC Functional Block Diagram

Figure 9.1. Voltage Reference Functional Block Diagram (C8051F120/2/4/6)

SFR Page: SFR Addre	: 0 ess: 0xD1										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	AD0VRS	AD2VRS	TEMPE	BIASE	REFBE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Bits7–5: UNUSED. Read = 000b; Write = don't care. Bit4: AD0VRS: ADC0 Voltage Reference Select. 0: ADC0 voltage reference from VREF0 pin. 1: ADC0 voltage reference from DAC0 output.											
Bit3:	AD2VRS: ADC2 Voltage Reference Select. 0: ADC2 voltage reference from VREF2 pin. 1: ADC2 voltage reference from AV+										
Bit2:	TEMPE: Tem 0: Internal Ter 1: Internal Ter	perature Somperature	ensor Enabl Sensor Off. Sensor On.	le Bit.							
Bit1:	Bit1: BIASE: ADC/DAC Bias Generator Enable Bit. (Must be '1' if using ADC, DAC, or VREF). 0: Internal Bias Generator Off. 1: Internal Bias Generator On										
Bit0:	Bit0: REFBE: Internal Reference Buffer Enable Bit. 0: Internal Reference Buffer Off. 1: Internal Reference Buffer On. Internal voltage reference is driven on the VREF pin.										

SFR Definition 12.7. MAC0ACC3: MAC0 Accumulator Byte 3

SFR Definition 12.8. MAC0ACC2: MAC0 Accumulator Byte 2

SFR Definition 12.9. MAC0ACC1: MAC0 Accumulator Byte 1

13.1. Power-on Reset

The C8051F120/1/2/3/4/5/6/7 family incorporates a power supply monitor that holds the MCU in the reset state until V_{DD} rises above the V_{RST} level during power-up. See Figure 13.2 for timing diagram, and refer to Table 13.1 for the Electrical Characteristics of the power supply monitor circuit. The RST pin is asserted low until the end of the 100 ms V_{DD} Monitor timeout in order to allow the V_{DD} supply to stabilize. The V_{DD} Monitor reset is enabled and disabled using the external V_{DD} monitor enable pin (MONEN). When the V_{DD} Monitor is enabled, it is selected as a reset source using the PORSF bit. If the RSTSRC register is written by firmware, PORSF (RSTSRC.1) must be written to '1' for the V_{DD} Monitor to be effective.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.

13.2. Power-fail Reset

When a power-down transition or power irregularity causes V_{DD} to drop below V_{RST} , the power supply monitor will drive the \overline{RST} pin low and return the CIP-51 to the reset state. When V_{DD} returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 13.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag is set to logic 1, the data may no longer be valid.

Electrical specifications for the precision internal oscillator are given in Table 14.1. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.

SFR Definition 14.1. OSCICL: Internal Oscillator Calibration.

SFR Definition 14.2. OSCICN: Internal Oscillator Control

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value					
IOSCEN	I IFRDY	-	-	-	-	IFCN1	IFCN0	11000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-					
							SFR Address	: 0x8A					
			SFR Page	:F									
Bit 7:	IOSCEN: Internal Oscillator Enable Bit. 0: Internal Oscillator Disabled. 1: Internal Oscillator Enabled.												
Bit 6:	IFRDY: Inter	nal Oscillat	or Frequence	cy Ready Fl	ag.								
	0: Internal O	scillator not	running at	programme	ed frequency	y.							
	1: Internal O	scillator run	ining at pro	grammed fr	equency.								
Bits 5–2:	Reserved.												
Bits 1–0:	IFCN1-0: Int	ernal Oscill	ator Freque	ncy Contro	Bits.								
	00: Internal (Oscillator is	divided by	8.									
	01: Internal Oscillator is divided by 4.												
	10: Internal (Oscillator is	divided by	2.									
	11: Internal Oscillator is divided by 1.												

V _{DD} = 2.7 to 3.6 V; -40 to +85 °C											
Parameter	Conditions	Min	Тур	Max	Units						
Flash Size ¹	C8051F12x and C8051F130/1		131328 ²		Bytes						
Flash Size ¹	C8051F132/3		65792		Bytes						
Endurance		20k	100k		Erase/Write						
Erase Cycle Time		10	12	14	ms						
Write Cycle Time		40	50	60	μs						
Notes: 1. Includes 256-byte Scratch Pad Area 2. 1024 Bytes at location 0x1FC00 to 0x1FFFF are reserved.											

Table 15.1. Flash Electrical Characteristics

15.1.1. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written and erased using the MOVX write instruction (as described in **Section 15.1.2** and **Section 15.1.3**) and read using the MOVC instruction. The COBANK bits in register PSBANK (SFR Definition 11.1) control which portion of the Flash memory is targeted by writes and erases of addresses above 0x07FFF. For devices with 64 kB of Flash. the COBANK bits should always remain set to '01' to ensure that Flash write, erase, and read operations are valid.

Two additional 128-byte sectors (256 bytes total) of Flash memory are included for non-volatile data storage. The smaller sector size makes them particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sectors are double-mapped over the normal Flash memory for MOVC reads and MOVX writes only; their addresses range from 0x00 to 0x7F and from 0x80 to 0xFF (see Figure 15.2). To access the 128-byte sectors, the SFLE bit in PSCTL must be set to logic 1. Code execution from the 128byte Scratchpad areas is not permitted. The 128-byte sectors can be erased individually, or both at the same time. To erase both sectors simultaneously, the address 0x0400 should be targeted during the erase operation with SFLE set to '1'. See Figure 15.1 for the memory map under different COBANK and SFLE settings.

NOTES:

The replacement algorithm is selected with the Cache Algorithm bit, CHALGM (CCH0TN.3). When CHALGM is cleared to '0', the cache will use the rebound algorithm to replace cache locations. The rebound algorithm replaces locations in order from the beginning of cache memory to the end, and then from the end of cache memory to the beginning. When CHALGM is set to '1', the cache will use the pseudo-random algorithm to replace cache locations. The pseudo-random algorithm uses a pseudo-random number to determine which cache location to replace. The cache can be manually emptied by writing a '1' to the CHFLUSH bit (CCH0CN.4).

16.2. Cache and Prefetch Optimization

By default, the branch target cache is configured to provide code speed improvements for a broad range of circumstances. **In most applications, the cache control registers should be left in their reset states.** Sometimes it is desirable to optimize the execution time of a specific routine or critical timing loop. The branch target cache includes options to exclude caching of certain types of data, as well as the ability to pre-load and lock time-critical branch locations to optimize execution speed.

The most basic level of cache control is implemented with the Cache Miss Penalty Threshold bits, CHMSTH (CCH0TN.1-0). If the processor is stalled during a prefetch operation for more clock cycles than the number stored in CHMSTH, the requested data will be cached when it becomes available. The CHMSTH bits are set to zero by default, meaning that any time the processor is stalled, the new data will be cached. If, for example, CHMSTH is equal to 2, any cache miss causing a delay of 3 or 4 clock cycles will be cached, while a cache miss causing a delay of 1-2 clock cycles will not be cached.

17.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.

Muxed 8-bit WRITE with Bank Select

Figure 17.9. Multiplexed 8-bit MOVX with Bank Select Timing

SFR Definition 18.12. P3MDOUT: Port3 Output Mode

18.2. Ports 4 through 7 (100-pin TQFP devices only)

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See SFR Definition 18.13, SFR Definition 18.15, SFR Definition 18.17, and SFR Definition 18.19), a set of SFR's which are both bit and byte-addressable. Note also that the Port 4, 5, 6, and 7 registers are located on SFR Page F. The SFRPAGE register must be set to 0x0F to access these Port registers.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read. Note that at clock rates above 50 MHz, when a pin is written and then immediately read (i.e. a write instruction followed immediately by a read instruction), the propagation delay of the port drivers may cause the read instruction to return the previous logic level of the pin.

18.2.1. Configuring Ports which are not Pinned Out

Although P4, P5, P6, and P7 are not brought out to pins on the 64-pin TQFP devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

- 1. Leave the weak pullup devices enabled by setting WEAKPUD (XBR2.7) to a logic 0.
- 2. Configure the output modes of P4, P5, P6, and P7 to "Push-Pull" by writing PnMDOUT = 0xFF.
- 3. Force the output states of P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data regis-
- ters: P4 = 0x00, P5 = 0x00, P6= 0x00, and P7 = 0x00.

18.2.2. Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to V_{DD} . In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

R/W		R/W	Reset Value									
P4.7		P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	11111111			
Bit7	•	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable			
								SFR Address: SFR Page:	0xC8 F			
Bits7–0:	 s7–0: P4.[7:0]: Port4 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P4MDOUT.n bit = 0). See SFR Definition 18.14. Read - Returns states of I/O pins. 0: P4.n pin is logic low. 1: P4.n pin is logic high. 											
Note:	P4.7 (/WR), P4.6 (/RD), and P4.5 (ALE) can be driven by the External Data Memory Interface. See Section "17. External Data Memory Interface and On-Chip XRAM" on page 219 for more information.											

SFR Definition 18.13. P4: Port4 Data

SFR Definition 18.14. P4MDOUT: Port4 Output Mode

SFR Definition 22.2. SBUF1: Serial (UART1) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0x99
							SFR Page	e: 1
Bits7–0: 5	SBUF1[7:0]: This SFR ac data is writte sion. Writing contents of t	Serial Data cesses two en to SBUF a byte to S he receive	a Buffer Bits registers; a 1, it goes to BUF1 is wh atch.	7-0 (MSB-I transmit sh the transmi at initiates th	_SB) ift register a t shift regis he transmis	and a receiv ter and is h sion. A read	ve latch reg eld for seri d of SBUF ²	gister. When al transmis- 1 returns the

Table 22.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHzOscillator

	Frequency: 24.5 MHz						
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
SYSCLK from Internal Osc.	230400	-0.32%	106	SYSCLK	XX	1	0xCB
	115200	-0.32%	212	SYSCLK	XX	1	0x96
	57600	0.15%	426	SYSCLK	XX	1	0x2B
	28800	-0.32%	848	SYSCLK / 4	01	0	0x96
	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9
	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96
	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B
	V Dan't car						

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

