




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                               |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                           |
| Core Processor             | 8051                                                                                                                                          |
| Core Size                  | 8-Bit                                                                                                                                         |
| Speed                      | 100MHz                                                                                                                                        |
| Connectivity               | EBI/EMI, SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART                                                                                     |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT                                                                                            |
| Number of I/O              | 32                                                                                                                                            |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                             |
| RAM Size                   | 8.25K x 8                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V                                                                                                                                     |
| Data Converters            | A/D 8x8b, 8x10b; D/A 2x12b                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                 |
| Package / Case             | 64-TQFP                                                                                                                                       |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f123-gqr">https://www.e-xfl.com/product-detail/silicon-labs/c8051f123-gqr</a> |

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

---

## Table of Contents

|                                                                      |           |
|----------------------------------------------------------------------|-----------|
| <b>1. System Overview.....</b>                                       | <b>19</b> |
| 1.1. CIP-51™ Microcontroller Core.....                               | 27        |
| 1.1.1. Fully 8051 Compatible.....                                    | 27        |
| 1.1.2. Improved Throughput.....                                      | 27        |
| 1.1.3. Additional Features .....                                     | 28        |
| 1.2. On-Chip Memory.....                                             | 29        |
| 1.3. JTAG Debug and Boundary Scan.....                               | 30        |
| 1.4. 16 x 16 MAC (Multiply and Accumulate) Engine.....               | 31        |
| 1.5. Programmable Digital I/O and Crossbar .....                     | 32        |
| 1.6. Programmable Counter Array .....                                | 33        |
| 1.7. Serial Ports .....                                              | 33        |
| 1.8. 12 or 10-Bit Analog to Digital Converter .....                  | 34        |
| 1.9. 8-Bit Analog to Digital Converter.....                          | 35        |
| 1.10. 12-bit Digital to Analog Converters.....                       | 36        |
| 1.11. Analog Comparators.....                                        | 37        |
| <b>2. Absolute Maximum Ratings .....</b>                             | <b>38</b> |
| <b>3. Global DC Electrical Characteristics .....</b>                 | <b>39</b> |
| <b>4. Pinout and Package Definitions.....</b>                        | <b>41</b> |
| <b>5. ADC0 (12-Bit ADC, C8051F120/1/4/5 Only).....</b>               | <b>55</b> |
| 5.1. Analog Multiplexer and PGA.....                                 | 55        |
| 5.2. ADC Modes of Operation.....                                     | 57        |
| 5.2.1. Starting a Conversion.....                                    | 57        |
| 5.2.2. Tracking Modes.....                                           | 58        |
| 5.2.3. Settling Time Requirements .....                              | 59        |
| 5.3. ADC0 Programmable Window Detector .....                         | 66        |
| <b>6. ADC0 (10-Bit ADC, C8051F122/3/6/7 and C8051F13x Only).....</b> | <b>73</b> |
| 6.1. Analog Multiplexer and PGA.....                                 | 73        |
| 6.2. ADC Modes of Operation.....                                     | 75        |
| 6.2.1. Starting a Conversion.....                                    | 75        |
| 6.2.2. Tracking Modes.....                                           | 76        |
| 6.2.3. Settling Time Requirements .....                              | 77        |
| 6.3. ADC0 Programmable Window Detector .....                         | 84        |
| <b>7. ADC2 (8-Bit ADC, C8051F12x Only).....</b>                      | <b>91</b> |
| 7.1. Analog Multiplexer and PGA.....                                 | 91        |
| 7.2. ADC2 Modes of Operation.....                                    | 92        |
| 7.2.1. Starting a Conversion.....                                    | 92        |
| 7.2.2. Tracking Modes.....                                           | 92        |
| 7.2.3. Settling Time Requirements .....                              | 94        |
| 7.3. ADC2 Programmable Window Detector .....                         | 100       |
| 7.3.1. Window Detector In Single-Ended Mode .....                    | 100       |
| 7.3.2. Window Detector In Differential Mode.....                     | 101       |

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

---

|                                                      |            |
|------------------------------------------------------|------------|
| <b>8. DACs, 12-Bit Voltage Mode (C8051F12x Only)</b> | <b>105</b> |
| 8.1. DAC Output Scheduling                           | 105        |
| 8.1.1. Update Output On-Demand                       | 106        |
| 8.1.2. Update Output Based on Timer Overflow         | 106        |
| 8.2. DAC Output Scaling/Justification                | 106        |
| <b>9. Voltage Reference</b>                          | <b>113</b> |
| 9.1. Reference Configuration on the C8051F120/2/4/6  | 113        |
| 9.2. Reference Configuration on the C8051F121/3/5/7  | 115        |
| 9.3. Reference Configuration on the C8051F130/1/2/3  | 117        |
| <b>10. Comparators</b>                               | <b>119</b> |
| <b>11. CIP-51 Microcontroller</b>                    | <b>127</b> |
| 11.1. Instruction Set                                | 129        |
| 11.1.1. Instruction and CPU Timing                   | 129        |
| 11.1.2. MOVX Instruction and Program Memory          | 129        |
| 11.2. Memory Organization                            | 133        |
| 11.2.1. Program Memory                               | 133        |
| 11.2.2. Data Memory                                  | 135        |
| 11.2.3. General Purpose Registers                    | 135        |
| 11.2.4. Bit Addressable Locations                    | 135        |
| 11.2.5. Stack                                        | 135        |
| 11.2.6. Special Function Registers                   | 136        |
| 11.2.7. Register Descriptions                        | 151        |
| 11.3. Interrupt Handler                              | 154        |
| 11.3.1. MCU Interrupt Sources and Vectors            | 154        |
| 11.3.2. External Interrupts                          | 155        |
| 11.3.3. Interrupt Priorities                         | 156        |
| 11.3.4. Interrupt Latency                            | 156        |
| 11.3.5. Interrupt Register Descriptions              | 157        |
| 11.4. Power Management Modes                         | 163        |
| 11.4.1. Idle Mode                                    | 163        |
| 11.4.2. Stop Mode                                    | 164        |
| <b>12. Multiply And Accumulate (MAC0)</b>            | <b>165</b> |
| 12.1. Special Function Registers                     | 165        |
| 12.2. Integer and Fractional Math                    | 166        |
| 12.3. Operating in Multiply and Accumulate Mode      | 167        |
| 12.4. Operating in Multiply Only Mode                | 167        |
| 12.5. Accumulator Shift Operations                   | 167        |
| 12.6. Rounding and Saturation                        | 168        |
| 12.7. Usage Examples                                 | 168        |
| 12.7.1. Multiply and Accumulate Example              | 168        |
| 12.7.2. Multiply Only Example                        | 169        |
| 12.7.3. MAC0 Accumulator Shift Example               | 169        |

---

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3




Figure 1.5. C8051F130/132 Block Diagram

## 1.4. 16 x 16 MAC (Multiply and Accumulate) Engine

The C8051F120/1/2/3 and C8051F130/1/2/3 devices include a multiply and accumulate engine which can be used to speed up many mathematical operations. MAC0 contains a 16-by-16 bit multiplier and a 40-bit adder, which can perform integer or fractional multiply-accumulate and multiply operations on signed input values in two SYSCLK cycles. A rounding engine provides a rounded 16-bit fractional result after an additional (third) SYSCLK cycle. MAC0 also contains a 1-bit arithmetic shifter that will left or right-shift the contents of the 40-bit accumulator in a single SYSCLK cycle.




Figure 1.10. MAC0 Block Diagram

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

## 1.8. 12 or 10-Bit Analog to Digital Converter

All devices include either a 12 or 10-bit SAR ADC (ADC0) with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100 ksp/s, the 12 and 10-bit ADCs offer true 12-bit linearity with an INL of  $\pm 1\text{LSB}$ . The ADC0 voltage reference can be selected from an external VREF pin, or (on the C8051F12x devices) the DAC0 output. On the 100-pin TQFP devices, ADC0 has its own dedicated Voltage Reference input pin; on the 64-pin TQFP devices, the ADC0 shares a Voltage Reference input pin with the 8-bit ADC2. The on-chip voltage reference may generate the voltage reference for other system components or the on-chip ADCs via the VREF output pin.

The ADC is under full control of the CIP-51 microcontroller via its associated Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set in software from 0.5 to 16 in powers of 2. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10 or 12-bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Window Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.




Figure 1.13. 12-Bit ADC Block Diagram

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

## 3. Global DC Electrical Characteristics

**Table 3.1. Global DC Electrical Characteristics  
(C8051F120/1/2/3 and C8051F130/1/2/3)**

–40 to +85 °C, 100 MHz System Clock unless otherwise specified.

| Parameter                                                                                                                                                                                                                                                                                                                                                                       | Conditions                                                              | Min | Typ | Max | Units |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|-----|-----|-----|-------|
| Analog Supply Voltage <sup>1</sup>                                                                                                                                                                                                                                                                                                                                              | SYSCLK = 0 to 50 MHz                                                    | 2.7 | 3.0 | 3.6 | V     |
|                                                                                                                                                                                                                                                                                                                                                                                 | SYSCLK > 50 MHz                                                         | 3.0 | 3.3 | 3.6 | V     |
| Analog Supply Current                                                                                                                                                                                                                                                                                                                                                           | Internal REF, ADCs, DACs, Comparators all active                        | —   | 1.7 | —   | mA    |
| Analog Supply Current with analog sub-systems inactive                                                                                                                                                                                                                                                                                                                          | Internal REF, ADCs, DACs, Comparators all disabled, oscillator disabled | —   | 0.2 | —   | μA    |
| Analog-to-Digital Supply Delta ( $ V_{DD} - AV+ $ )                                                                                                                                                                                                                                                                                                                             |                                                                         | —   | —   | 0.5 | V     |
| Digital Supply Voltage                                                                                                                                                                                                                                                                                                                                                          | SYSCLK = 0 to 50 MHz                                                    | 2.7 | 3.0 | 3.6 | V     |
|                                                                                                                                                                                                                                                                                                                                                                                 | SYSCLK > 50 MHz                                                         | 3.0 | 3.3 | 3.6 | V     |
| Digital Supply Current with CPU active                                                                                                                                                                                                                                                                                                                                          | $V_{DD} = 3.0$ V, Clock = 100 MHz                                       | —   | 65  | —   | mA    |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD} = 3.0$ V, Clock = 50 MHz                                        |     | 35  |     | mA    |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD} = 3.0$ V, Clock = 1 MHz                                         |     | 1   |     | mA    |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD} = 3.0$ V, Clock = 32 kHz                                        |     | 33  |     | μA    |
| Digital Supply Current with CPU inactive (not accessing Flash)                                                                                                                                                                                                                                                                                                                  | $V_{DD} = 3.0$ V, Clock = 100 MHz                                       | —   | 40  | —   | mA    |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD} = 3.0$ V, Clock = 50 MHz                                        |     | 20  |     | mA    |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD} = 3.0$ V, Clock = 1 MHz                                         |     | 0.4 |     | mA    |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD} = 3.0$ V, Clock = 32 kHz                                        |     | 15  |     | μA    |
| Digital Supply Current (shut-down)                                                                                                                                                                                                                                                                                                                                              | Oscillator not running                                                  | —   | 0.4 | —   | μA    |
| Digital Supply RAM Data Retention Voltage                                                                                                                                                                                                                                                                                                                                       |                                                                         | —   | 1.5 | —   | V     |
| SYSCLK (System Clock) <sup>2,3</sup>                                                                                                                                                                                                                                                                                                                                            | $V_{DD}, AV+ = 2.7$ to 3.6 V                                            | 0   | —   | 50  | MHz   |
|                                                                                                                                                                                                                                                                                                                                                                                 | $V_{DD}, AV+ = 3.0$ to 3.6 V                                            | 0   |     | 100 | MHz   |
| Specified Operating Temperature Range                                                                                                                                                                                                                                                                                                                                           |                                                                         | –40 | —   | +85 | °C    |
| <b>Notes:</b> <ol style="list-style-type: none"> <li>1. Analog Supply AV+ must be greater than 1 V for <math>V_{DD}</math> monitor to operate.</li> <li>2. SYSCLK is the internal device clock. For operational speeds in excess of 30 MHz, SYSCLK must be derived from the Phase-Locked Loop (PLL).</li> <li>3. SYSCLK must be at least 32 kHz to enable debugging.</li> </ol> |                                                                         |     |     |     |       |

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3


**Table 4.1. Pin Definitions (Continued)**

| Name            | Pin Numbers                      |                                  |                |                | Type          | Description                                                                                                                                                                             |
|-----------------|----------------------------------|----------------------------------|----------------|----------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                 | 'F120<br>'F122<br>'F124<br>'F126 | 'F121<br>'F123<br>'F125<br>'F127 | 'F130<br>'F132 | 'F131<br>'F133 |               |                                                                                                                                                                                         |
| AIN2.2/A10/P1.2 | 34                               | 27                               | 34             | 27             | A In<br>D I/O | Port 1.2. See Port Input/Output section for complete description.                                                                                                                       |
| AIN2.3/A11/P1.3 | 33                               | 26                               | 33             | 26             | A In<br>D I/O | Port 1.3. See Port Input/Output section for complete description.                                                                                                                       |
| AIN2.4/A12/P1.4 | 32                               | 23                               | 32             | 23             | A In<br>D I/O | Port 1.4. See Port Input/Output section for complete description.                                                                                                                       |
| AIN2.5/A13/P1.5 | 31                               | 22                               | 31             | 22             | A In<br>D I/O | Port 1.5. See Port Input/Output section for complete description.                                                                                                                       |
| AIN2.6/A14/P1.6 | 30                               | 21                               | 30             | 21             | A In<br>D I/O | Port 1.6. See Port Input/Output section for complete description.                                                                                                                       |
| AIN2.7/A15/P1.7 | 29                               | 20                               | 29             | 20             | A In<br>D I/O | Port 1.7. See Port Input/Output section for complete description.                                                                                                                       |
| A8m/A0/P2.0     | 46                               | 37                               | 46             | 37             | D I/O         | Bit 8 External Memory Address bus (Multiplexed mode)<br>Bit 0 External Memory Address bus (Non-multiplexed mode)<br>Port 2.0<br>See Port Input/Output section for complete description. |
| A9m/A1/P2.1     | 45                               | 36                               | 45             | 36             | D I/O         | Port 2.1. See Port Input/Output section for complete description.                                                                                                                       |
| A10m/A2/P2.2    | 44                               | 35                               | 44             | 35             | D I/O         | Port 2.2. See Port Input/Output section for complete description.                                                                                                                       |
| A11m/A3/P2.3    | 43                               | 34                               | 43             | 34             | D I/O         | Port 2.3. See Port Input/Output section for complete description.                                                                                                                       |
| A12m/A4/P2.4    | 42                               | 33                               | 42             | 33             | D I/O         | Port 2.4. See Port Input/Output section for complete description.                                                                                                                       |
| A13m/A5/P2.5    | 41                               | 32                               | 41             | 32             | D I/O         | Port 2.5. See Port Input/Output section for complete description.                                                                                                                       |
| A14m/A6/P2.6    | 40                               | 31                               | 40             | 31             | D I/O         | Port 2.6. See Port Input/Output section for complete description.                                                                                                                       |
| A15m/A7/P2.7    | 39                               | 30                               | 39             | 30             | D I/O         | Port 2.7. See Port Input/Output section for complete description.                                                                                                                       |



## C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

The Temperature Sensor transfer function is shown in Figure 5.2. The output voltage ( $V_{TEMP}$ ) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings. Typical values for the Slope and Offset parameters can be found in Table 5.1.



**Figure 5.2. Typical Temperature Sensor Transfer Function**



# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

Comparator interrupts can be generated on rising-edge and/or falling-edge output transitions. (For interrupt enable and priority control, see **Section “11.3. Interrupt Handler” on page 154**). The CP0FIF flag is set upon a Comparator0 falling-edge interrupt, and the CP0RIF flag is set upon the Comparator0 rising-edge interrupt. Once set, these bits remain set until cleared by software. The Output State of Comparator0 can be obtained at any time by reading the CP0OUT bit. Comparator0 is enabled by setting the CP0EN bit to logic 1, and is disabled by clearing this bit to logic 0. Comparator0 can also be programmed as a reset source; for details, see **Section “13.5. Comparator0 Reset” on page 179**.

Note that after being enabled, there is a Power-Up time (listed in Table 10.1) during which the comparator outputs stabilize. The states of the Rising-Edge and Falling-Edge flags are indeterminant after comparator Power-Up and should be explicitly cleared before the comparator interrupts are enabled or the comparators are configured as a reset source.

Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see SFR Definition 10.2). Selecting a longer response time reduces the amount of current consumed by Comparator0. See Table 10.1 for complete timing and current consumption specifications.

The hysteresis of each comparator is software-programmable via its respective Comparator control register (CPT0CN and CPT1CN for Comparator0 and Comparator1, respectively). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, its interrupt capability is suspended and its supply current falls to less than 100 nA. Comparator inputs can be externally driven from  $-0.25\text{ V}$  to  $(\text{AV}+) + 0.25\text{ V}$  without damage or upset.

Comparator0 hysteresis is programmed using bits 3-0 in the Comparator0 Control Register CPT0CN (shown in SFR Definition 10.1). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in SFR Definition 10.1, the negative hysteresis can be programmed to three different settings, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

The operation of Comparator1 is identical to that of Comparator0, though Comparator1 may not be configured as a reset source. Comparator1 is controlled by the CPT1CN Register (SFR Definition 10.3) and the CPT1MD Register (SFR Definition 10.4). The complete electrical specifications for the Comparators are given in Table 10.1.

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

## SFR Definition 10.1. CPT0CN: Comparator0 Control

SFR Page: 1

SFR Address: 0x88

| R/W   | R/W    | R/W    | R/W    | R/W     | R/W     | R/W     | R/W     | Reset Value |
|-------|--------|--------|--------|---------|---------|---------|---------|-------------|
| CP0EN | CP0OUT | CP0RIF | CP0FIF | CP0HYP1 | CP0HYP0 | CP0HYN1 | CP0HYN0 | 00000000    |
| Bit7  | Bit6   | Bit5   | Bit4   | Bit3    | Bit2    | Bit1    | Bit0    |             |

- Bit7: CP0EN: Comparator0 Enable Bit.  
0: Comparator0 Disabled.  
1: Comparator0 Enabled.
- Bit6: CP0OUT: Comparator0 Output State Flag.  
0: Voltage on CP0+ < CP0-.  
1: Voltage on CP0+ > CP0-.
- Bit5: CP0RIF: Comparator0 Rising-Edge Flag.  
0: No Comparator0 Rising Edge has occurred since this flag was last cleared.  
1: Comparator0 Rising Edge has occurred.
- Bit4: CP0FIF: Comparator0 Falling-Edge Flag.  
0: No Comparator0 Falling-Edge has occurred since this flag was last cleared.  
1: Comparator0 Falling-Edge has occurred.
- Bits3–2: CP0HYP1–0: Comparator0 Positive Hysteresis Control Bits.  
00: Positive Hysteresis Disabled.  
01: Positive Hysteresis = 5 mV.  
10: Positive Hysteresis = 10 mV.  
11: Positive Hysteresis = 15 mV.
- Bits1–0: CP0HYN1–0: Comparator0 Negative Hysteresis Control Bits.  
00: Negative Hysteresis Disabled.  
01: Negative Hysteresis = 5 mV.  
10: Negative Hysteresis = 10 mV.  
11: Negative Hysteresis = 15 mV.

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

## SFR Definition 10.4. CPT1MD: Comparator1 Mode Selection

SFR Page: 2

SFR Address: 0x89

| R/W  | R/W  | R/W    | R/W    | R/W  | R/W  | R/W    | R/W    | Reset Value |
|------|------|--------|--------|------|------|--------|--------|-------------|
| -    | -    | CP1RIE | CP1FIE | -    | -    | CP1MD1 | CP1MD0 | 00000010    |
| Bit7 | Bit6 | Bit5   | Bit4   | Bit3 | Bit2 | Bit1   | Bit0   |             |

Bits7–6: UNUSED. Read = 00b, Write = don't care.

Bit 5: CP1RIE: Comparator 1 Rising-Edge Interrupt Enable Bit.

0: Comparator 1 rising-edge interrupt disabled.

1: Comparator 1 rising-edge interrupt enabled.

Bit 4: CP1FIE: Comparator 0 Falling-Edge Interrupt Enable Bit.

0: Comparator 1 falling-edge interrupt disabled.

1: Comparator 1 falling-edge interrupt enabled.

Bits3–2: UNUSED. Read = 00b, Write = don't care.

Bits1–0: CP1MD1–CP1MD0: Comparator1 Mode Select


These bits select the response time for Comparator1.

| Mode | CP0MD1 | CP0MD0 | Notes                    |
|------|--------|--------|--------------------------|
| 0    | 0      | 0      | Fastest Response Time    |
| 1    | 0      | 1      | —                        |
| 2    | 1      | 0      | —                        |
| 3    | 1      | 1      | Lowest Power Consumption |

## 11.2.6.3.SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR “P5”, located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 10-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to *high* priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to *low* priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 11.5 below.



**Figure 11.5. SFR Page Stack While Using SFR Page 0x0F To Access Port 5**

While CIP-51 executes in-line code (writing values to Port 5 in this example), ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0x0F) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFR's is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the “top” of the SFR Page Stack. Software can now access the ADC2 SFR's. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFR's that are not on SFR Page 0x02. See Figure 11.6 below.

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

## SFR Definition 12.4. MAC0AL: MAC0 A Low Byte

|      |      |      |      |      |      |      |      |             |
|------|------|------|------|------|------|------|------|-------------|
| R    | R    | R    | R    | R    | R    | R    | R    | Reset Value |
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0xC1  
SFR Page: 3

Bits 7–0: Low Byte (bits 7–0) of MAC0 A Register.

## SFR Definition 12.5. MAC0BH: MAC0 B High Byte

|      |      |      |      |      |      |      |      |             |
|------|------|------|------|------|------|------|------|-------------|
| R    | R    | R    | R    | R    | R    | R    | R    | Reset Value |
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0x92  
SFR Page: 3

Bits 7–0: High Byte (bits 15–8) of MAC0 B Register.

## SFR Definition 12.6. MAC0BL: MAC0 B Low Byte

|      |      |      |      |      |      |      |      |             |
|------|------|------|------|------|------|------|------|-------------|
| R    | R    | R    | R    | R    | R    | R    | R    | Reset Value |
|      |      |      |      |      |      |      |      | 00000000    |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |             |

SFR Address: 0x91  
SFR Page: 3

Bits 7–0: Low Byte (bits 7–0) of MAC0 B Register.  
A write to this register initiates a Multiply or Multiply and Accumulate operation.

**\*Note:** The contents of this register should not be changed by software during the first MAC0 pipeline stage.

| SFLE = 0   |            |            |            | SFLE = 1             | Internal Address |
|------------|------------|------------|------------|----------------------|------------------|
| COBANK = 0 | COBANK = 1 | COBANK = 2 | COBANK = 3 |                      | 0xFFFF           |
| Bank 0     | Bank 1     | Bank 2     | Bank 3     | Undefined            | 0x8000           |
| Bank 0     | Bank 0     | Bank 0     | Bank 0     | Scratchpad Areas (2) | 0x00FF           |
|            |            |            |            |                      | 0x0000           |

128k FLASH devices only.

**Figure 15.1. Flash Memory Map for MOVX Read and MOVX Write Operations**

## 15.1.2. Erasing Flash Pages From Software

When erasing Flash memory, an entire page is erased (all bytes in the page are set to 0xFF). The Flash memory is organized in 1024-byte pages. The 256 bytes of Scratchpad area (addresses 0x20000 to 0x200FF) consists of two 128 byte pages. To erase any Flash page, the FLWE, PSWE, and PSEE bits must be set to '1', and a byte must be written using a MOVX instruction to any address within that page. The following is the recommended procedure for erasing a Flash page from software:

- Step 1. Disable interrupts.
- Step 2. If erasing a page in Bank 1, Bank 2, or Bank 3, set the COBANK bits (PSBANK.5-4) for the appropriate bank.
- Step 3. If erasing a page in the Scratchpad area, set the SFLE bit (PSCTL.2).
- Step 4. Set FLWE (FLSCL.0) to enable Flash writes/erases via user software.
- Step 5. Set PSEE (PSCTL.1) to enable Flash erases.
- Step 6. Set PSWE (PSCTL.0) to redirect MOVX commands to write to Flash.
- Step 7. Use the MOVX instruction to write a data byte to any location within the page to be erased.
- Step 8. Clear PSEE to disable Flash erases.
- Step 9. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 10. Clear the FLWE bit, to disable Flash writes/erases.
- Step 11. If erasing a page in the Scratchpad area, clear the SFLE bit.
- Step 12. Re-enable interrupts.



## 17. External Data Memory Interface and On-Chip XRAM

There are 8 kB of on-chip RAM mapped into the external data memory space (XRAM), as well as an External Data Memory Interface which can be used to access off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in SFR Definition 17.1). Note: the MOVX instruction can also be used for writing to the Flash memory. See **Section “15. Flash Memory” on page 199** for details. The MOVX instruction accesses XRAM by default. The EMIF can be configured to appear on the lower GPIO Ports (P0–P3) or the upper GPIO Ports (P4–P7).

### 17.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

#### 17.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

```
MOV    DPTR, #1234h      ; load DPTR with 16-bit address to read (0x1234)
MOVX   A, @DPTR          ; load contents of 0x1234 into accumulator A
```

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

#### 17.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

```
MOV    EMI0CN, #12h      ; load high byte of address into EMI0CN
MOV    R0, #34h          ; load low byte of address into R0 (or R1)
MOVX   a, @R0            ; load contents of 0x1234 into accumulator A
```

## 17.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

1. Select EMIF on Low Ports (P3, P2, P1, and P0) or High Ports (P7, P6, P5, and P4).
2. Configure the Output Modes of the port pins as either push-pull or open-drain (push-pull is most common).
3. Configure Port latches to “park” the EMIF pins in a dormant state (usually by setting them to logic ‘1’).
4. Select Multiplexed mode or Non-multiplexed mode.

## C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

---

Setting the SMBus0 Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to generate a START, it will do so after this timeout. The bus free period should be less than 50  $\mu$ s (see SFR Definition 19.2, SMBus0 Clock Rate Register).

When the TOE bit in SMB0CN is set to logic 1, Timer 3 is used to detect SCL low timeouts. If Timer 3 is enabled (see **Section “23.2. Timer 2, Timer 3, and Timer 4” on page 317**), Timer 3 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and TOE set), a Timer 3 overflow indicates a SCL low timeout; the Timer 3 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.

## SFR Definition 23.1. TCON: Timer Control


| R/W               | R/W                                                                                                                                                                                                                                                                                                                | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | Reset Value     |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|------|------|-----------------|
| TF1               | TR1                                                                                                                                                                                                                                                                                                                | TF0  | TR0  | IE1  | IT1  | IE0  | IT0  | 00000000        |
| Bit7              | Bit6                                                                                                                                                                                                                                                                                                               | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit Addressable |
| SFR Address: 0x88 |                                                                                                                                                                                                                                                                                                                    |      |      |      |      |      |      | SFR Page: 0     |
| Bit7:             | <p>TF1: Timer 1 Overflow Flag.</p> <p>Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.</p> <p>0: No Timer 1 overflow detected.</p> <p>1: Timer 1 has overflowed.</p>                       |      |      |      |      |      |      |                 |
| Bit6:             | <p>TR1: Timer 1 Run Control.</p> <p>0: Timer 1 disabled.</p> <p>1: Timer 1 enabled.</p>                                                                                                                                                                                                                            |      |      |      |      |      |      |                 |
| Bit5:             | <p>TF0: Timer 0 Overflow Flag.</p> <p>Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.</p> <p>0: No Timer 0 overflow detected.</p> <p>1: Timer 0 has overflowed.</p>                       |      |      |      |      |      |      |                 |
| Bit4:             | <p>TR0: Timer 0 Run Control.</p> <p>0: Timer 0 disabled.</p> <p>1: Timer 0 enabled.</p>                                                                                                                                                                                                                            |      |      |      |      |      |      |                 |
| Bit3:             | <p>IE1: External Interrupt 1.</p> <p>This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if IT1 = 1. This flag is the inverse of the /INT1 signal.</p> |      |      |      |      |      |      |                 |
| Bit2:             | <p>IT1: Interrupt 1 Type Select.</p> <p>This bit selects whether the configured /INT1 interrupt will be falling-edge sensitive or active-low.</p> <p>0: /INT1 is level triggered, active-low.</p> <p>1: /INT1 is edge triggered, falling-edge.</p>                                                                 |      |      |      |      |      |      |                 |
| Bit1:             | <p>IE0: External Interrupt 0.</p> <p>This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if IT0 = 1. This flag is the inverse of the /INT0 signal.</p> |      |      |      |      |      |      |                 |
| Bit0:             | <p>IT0: Interrupt 0 Type Select.</p> <p>This bit selects whether the configured /INT0 interrupt will be falling-edge sensitive or active-low.</p> <p>0: /INT0 is level triggered, active logic-low.</p> <p>1: /INT0 is edge triggered, falling-edge.</p>                                                           |      |      |      |      |      |      |                 |

## 23.2.2. Capture Mode

In Capture Mode, Timer 2, 3, and 4 will operate as a 16-bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to '1', a high-to-low transition on the TnEX input pin (Timer 3 shares the T2EX pin with Timer 2) causes the 16-bit value in the associated timer (TnH, TnL) to be loaded into the capture registers (RCAPnH, RCAPnL). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to '1' and an interrupt will occur if the interrupt is enabled. See **Section “11.3. Interrupt Handler” on page 154** for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to '1' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to '1'. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0x0000 to 0xFFFF. Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to '1', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer 2, 3, and 4 Run Control bit TRn (TMRnCN.2) to logic 1. The Timer 2, 3, and 4 respective External Enable EXENn (TMRnCN.3) must also be set to logic 1 to enable captures. If EXENn is cleared, transitions on TnEX will be ignored.



**Figure 23.4. T2, 3, and 4 Capture Mode Block Diagram**

# C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3

---

NOTES: