Silicon Labs - C8051F124 Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	64
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f124

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.	System Overview	19
	1.1. CIP-51 [™] Microcontroller Core	27
	1.1.1. Fully 8051 Compatible	27
	1.1.2. Improved Throughput	27
	1.1.3. Additional Features	28
	1.2. On-Chip Memory	29
	1.3. JTAG Debug and Boundary Scan	30
	1.4. 16 x 16 MAC (Multiply and Accumulate) Engine	31
	1.5. Programmable Digital I/O and Crossbar	32
	1.6. Programmable Counter Array	
	1.7. Serial Ports	
	1.8. 12 or 10-Bit Analog to Digital Converter	34
	1.9. 8-Bit Analog to Digital Converter	
	1.10.12-bit Digital to Analog Converters	
	1.11.Analog Comparators	
	Absolute Maximum Ratings	
3.		
4.	· · · · · · · · · · · · · · · · · · ·	
5.	ADC0 (12-Bit ADC, C8051F120/1/4/5 Only)	
	5.1. Analog Multiplexer and PGA	
	5.2. ADC Modes of Operation	
	5.2.1. Starting a Conversion	
	5.2.2. Tracking Modes	
	5.2.3. Settling Time Requirements	
	5.3. ADC0 Programmable Window Detector	
6.	ADC0 (10-Bit ADC, C8051F122/3/6/7 and C8051F13x Only)	
	6.1. Analog Multiplexer and PGA	
	6.2. ADC Modes of Operation	
	6.2.1. Starting a Conversion	
	6.2.2. Tracking Modes	
	6.2.3. Settling Time Requirements	
	6.3. ADC0 Programmable Window Detector	
7.	ADC2 (8-Bit ADC, C8051F12x Only)	
	7.1. Analog Multiplexer and PGA	
	7.2. ADC2 Modes of Operation	
	7.2.1. Starting a Conversion	
	7.2.2. Tracking Modes	
	7.2.3. Settling Time Requirements	
	7.3. ADC2 Programmable Window Detector 1	
	7.3.1. Window Detector In Single-Ended Mode 1	00
	7.3.2. Window Detector In Differential Mode 1	01



List of Registers

SFR	Definition 5.1. AMX0CF: AMUX0 Configuration	. 60
	Definition 5.2. AMX0SL: AMUX0 Channel Select	
	Definition 5.3. ADC0CF: ADC0 Configuration	
	Definition 5.4. ADC0CN: ADC0 Control	
SFR	Definition 5.5. ADC0H: ADC0 Data Word MSB	. 64
	Definition 5.6. ADC0L: ADC0 Data Word LSB	
	Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte	
	Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	
	Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte	
	Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte	
	Definition 6.1. AMX0CF: AMUX0 Configuration	
	Definition 6.2. AMX0SL: AMUX0 Channel Select	
	Definition 6.3. ADC0CF: ADC0 Configuration	
	Definition 6.4. ADC0CN: ADC0 Control	
	Definition 6.5. ADC0H: ADC0 Data Word MSB	
	Definition 6.6. ADC0L: ADC0 Data Word LSB	
	Definition 6.7. ADC0GTH: ADC0 Greater-Than Data High Byte	
	Definition 6.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	
	Definition 6.9. ADC0LTH: ADC0 Less-Than Data High Byte	
	Definition 6.10. ADC0LTL: ADC0 Less-Than Data Low Byte	
	Definition 7.1. AMX2CF: AMUX2 Configuration	
	Definition 7.2. AMX2SL: AMUX2 Channel Select	
SFR	Definition 7.3. ADC2CF: ADC2 Configuration	. 97
	Definition 7.4. ADC2CN: ADC2 Control	
	Definition 7.5. ADC2: ADC2 Data Word	
SFR	Definition 7.6. ADC2GT: ADC2 Greater-Than Data Byte	102
SFR	Definition 7.7. ADC2LT: ADC2 Less-Than Data Byte	102
	Definition 8.1. DAC0H: DAC0 High Byte	
	Definition 8.2. DAC0L: DAC0 Low Byte	
	Definition 8.3. DAC0CN: DAC0 Control	
	Definition 8.4. DAC1H: DAC1 High Byte	
SFR	Definition 8.5. DAC1L: DAC1 Low Byte	109
	Definition 8.6. DAC1CN: DAC1 Control	
	Definition 9.1. REF0CN: Reference Control (C8051F120/2/4/6)	
	Definition 9.2. REF0CN: Reference Control (C8051F121/3/5/7)	
	Definition 9.3. REF0CN: Reference Control (C8051F130/1/2/3)	
SFR	Definition 10.1. CPT0CN: Comparator0 Control	122
	Definition 10.2. CPT0MD: Comparator0 Mode Selection	
	Definition 10.3. CPT1CN: Comparator1 Control	
	Definition 10.4. CPT1MD: Comparator1 Mode Selection	
	Definition 11.1. PSBANK: Program Space Bank Select	
	Definition 11.2. SFRPGCN: SFR Page Control	
SFR	Definition 11.3. SFRPAGE: SFR Page	142



2. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Мах	Units
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65	—	150	°C
Voltage on any Pin (except V _{DD} and Port I/O) with Respect to DGND		-0.3	_	V _{DD} + 0.3	V
Voltage on any Port I/O Pin or RST with Respect to DGND		-0.3	_	5.8	V
Voltage on V _{DD} with Respect to DGND		-0.3	_	4.2	V
Maximum Total Current through V _{DD} , AV+, DGND, and AGND		_	_	800	mA
Maximum Output Current Sunk by any Port pin				100	mA
Maximum Output Current Sunk by any other I/O pin				50	mA
Maximum Output Current Sourced by any Port pin				100	mA
Maximum Output Current Sourced by any other I/O Pin				50	mA
*Note: Stresses above those listed under "Absolute Maximu This is a stress rating only and functional operation of indicated in the operation listings of this specification extended periods may affect device reliability.	the devices at thos	e or any	other con	ditions abo	ve those

Table 2.1. Absolute Maximum Ratings^{*}



The Temperature Sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings. Typical values for the Slope and Offset parameters can be found in Table 5.1.




Figure 5.2. Typical Temperature Sensor Transfer Function




SFR Definition 5.4. ADC0CN: ADC0 Control


ADOEN Bit7 Bit7: Bit6: Bit5: Bit4: Bit4:	Bit6 AD0EN: AD0 0: ADC0 Dis 1: ADC0 Ena AD0TM: AD0 0: When the 1: Tracking I AD0INT: AD0 This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	Bit5 C0 Enable abled. ADC abled. ADC Track Mc ADC is en ADC is en C0 Conver st be cleare not completed	C0 is in low C0 is active ode Bit. abled, tracl ADCM1-0 sion Comp ed by softw leted a data	and ready king is cont bits. lete Interru vare.	for data con inuous unles		R/W ADOLJST Bit0	_						
Bit7: Bit6: Bit5: Bit4:	AD0EN: AD0 0: ADC0 Dis 1: ADC0 Ena AD0TM: AD0 0: When the 1: Tracking E AD0INT: AD0 This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	C0 Enable abled. ADC abled. ADC C Track Mc ADC is en Oefined by C0 Conver st be cleare not completed	Bit. C0 is in low C0 is active ode Bit. abled, tracl ADCM1-0 sion Comp ed by softw leted a data	Bit3 -power shu and ready king is cont bits. lete Interru vare.	itdown. for data con inuous unles	versions.	BitO	_						
Bit6: Bit5: Bit4:	0: ADC0 Dis. 1: ADC0 Ena AD0TM: ADC 0: When the 1: Tracking E AD0INT: ADC This flag mu: 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	abled. ADC abled. ADC C Track Mc ADC is en Defined by C0 Conver st be cleare not completed	C0 is in low C0 is active ode Bit. abled, tracl ADCM1-0 sion Comp ed by softw leted a data	and ready king is cont bits. lete Interru vare.	for data con inuous unles		ion is in pro	ocess.						
Bit6: Bit5: Bit4:	0: ADC0 Dis. 1: ADC0 Ena AD0TM: ADC 0: When the 1: Tracking E AD0INT: ADC This flag mu: 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	abled. ADC abled. ADC C Track Mc ADC is en Defined by C0 Conver st be cleare not completed	C0 is in low C0 is active ode Bit. abled, tracl ADCM1-0 sion Comp ed by softw leted a data	and ready king is cont bits. lete Interru vare.	for data con inuous unles		ion is in pro	ocess.						
Bit5: Bit4:	1: ADC0 Ena AD0TM: AD0 0: When the 1: Tracking I AD0INT: AD0 This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	abled. ADC C Track Mc ADC is en Defined by C0 Conver st be cleare not comple	C0 is active ode Bit. abled, tracl ADCM1-0 sion Comp ed by softw leted a data	and ready king is cont bits. lete Interru vare.	for data con inuous unles		ion is in pro	ocess.						
Bit5: Bit4:	ADOTM: ADO 0: When the 1: Tracking I ADOINT: ADO This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	C Track Mo ADC is en Defined by C0 Conver st be cleare not comple completed	ode Bit. abled, tracl ADCM1-0 sion Comp ed by softw leted a data	king is cont bits. lete Interru vare.	inuous unles		ion is in pro	ocess.						
Bit5: Bit4:	0: When the 1: Tracking I ADOINT: ADO This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	ADC is en Defined by C0 Conver st be cleare not completed	abled, tracl ADCM1-0 sion Comp ed by softw leted a data	bits. lete Interru vare.		ss a convers	ion is in pro	cess.						
Bit4:	1: Tracking E ADOINT: ADO This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	Defined by C0 Conver st be cleare not completed completed	ADCM1-0 sion Comp ed by softw leted a data	bits. lete Interru vare.										
Bit4:	ADOINT: ADO This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	C0 Conver st be cleare not completed	sion Comp ed by softw leted a data	lete Interru are.	pt Flag.									
Bit4:	This flag mus 0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	st be cleare not compl completee	ed by softw leted a data	vare.	p									
	0: ADC0 has 1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	not completed	leted a data											
	1: ADC0 has AD0BUSY: A Read: 0: ADC0 Cor	completed		a conversio	n since the l	ast time this	flag was cl	eared.						
	AD0BUSY: A Read: 0: ADC0 Cor	•	u a uala UU				U U							
Bits3–2:	0: ADC0 Cor													
Bits3–2:														
Bits3–2:	to logic 1 on	0: ADC0 Conversion is complete or a conversion is not currently in progress. AD0INT is set												
Bits3–2:		to logic 1 on the falling edge of AD0BUSY.												
Bits3–2:	1: ADC0 Conversion is in progress.													
Bits3–2:	Write:													
Bits3–2:	0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b.													
Bits3-2:														
	AD0CM1 -0 : If AD0TM = 0		rt of Conve	rsion wode	e Select.									
	00: ADC0 co		aitiated on (ovory write		BUSY								
	00. ADC0 co					0001.								
	10: ADC0 co													
	11: ADC0 co													
	If AD0TM = $^{-1}$				111101 2.									
	00: Tracking starts with the write of '1' to AD0BUSY and lasts for 3 SAR clocks, followed by													
	conversion.													
	01: Tracking	started by	the overflo	w of Timer	3 and lasts	for 3 SAR cl	ocks, follow	ed by con-						
	01: Tracking started by the overflow of Timer 3 and lasts for 3 SAR clocks, followed by conversion.													
	10: ADC0 tra		hen CNVS	TR0 input	is logic low;	conversion s	starts on risi	ing						
	CNVSTR0 e													
	11: Tracking	started by	the overflo	w of Timer	2 and lasts	for 3 SAR clo	ocks, follow	ed by con-						
	version.		-											
Bit1:	ADOWINT: A				Flag.									
	This bit must		•											
	0: ADC0 Wir					ed since this	s flag was la	ast cleared						
BitO.	1: ADC0 Wir				as occurred.									
Bit0:	AD0LJST: Al 0: Data in Al				instified									
			OL register	-	•									



SFR Definition 7.6. ADC2GT: ADC2 Greater-Than Data Byte



SFR Definition 7.7. ADC2LT: ADC2 Less-Than Data Byte






SFR Definition 11.4. SFRNEXT: SFR Next Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address	: 0x85
							SFR Page	: All Pages
Bits7–0:	SFR Page S a 3 byte SFR LAST is the t Stack, and w rupts cause p Write: Sets the SFRPAG Read: Retu This is the va	R Page Stac third entry. ⁻ ill not cause pushes and the SFR P E SFR to h urns the valu	ck: SFRPAG The SFR sta e the stack pops of the age contain ave this SF ue of the SF	GE is the firs ack bytes m to 'push' or e SFR Page ned in the se R page value FR page cou	at entry, SFI ay be used 'pop'. Only Stack. econd byte ue upon a r ntained in th	RNEXT is the alter the contribution interrupts a of the SFR eturn from it is second by the second by	ne second, ontext in the and return f Stack. This nterrupt. byte of the s	and SFR- e SFR Page rom inter- s will cause SFR stack.

SFR Definition 11.5. SFRLAST: SFR Last Register





Register	Page		Page No.	
ACC	0xE0	All Pages	Accumulator	page 153
ADC0CF	0xBC	0	ADC0 Configuration	page 62 ¹ , page 80 ²
ADC0CN	0xE8	0	ADC0 Control	page 63 ¹ , page 81 ²
ADC0GTH	0xC5	0	ADC0 Greater-Than High Byte	page 66 ¹ , page 84 ²
ADC0GTL	0xC4	0	ADC0 Greater-Than Low Byte	page 66 ¹ , page 84 ²
ADC0H	0xBF	0	ADC0 Data Word High Byte	page 64 ¹ , page 82 ²
ADC0L	0xBE	0	ADC0 Data Word Low Byte	page 64 ¹ , page 82 ²
ADC0LTH	0xC7	0	ADC0 Less-Than High Byte	page 67 ¹ , page 85 ²
ADC0LTL	0xC6	0	ADC0 Less-Than Low Byte	page 67 ¹ , page 85 ²
ADC2	0xBE	2	ADC2 Data Word	page 99 ³
ADC2CF	0xBC	2	ADC2 Configuration	page 97 ³
ADC2CN	0xE8	2	ADC2 Control	page 98 ³
ADC2GT	0xC4	2	ADC2 Greater-Than	page 102 ³
ADC2LT	0xC6	2	ADC2 Less-Than	page 102 ³
AMX0CF	0xBA	0	ADC0 Multiplexer Configuration	page 60 ¹ , page 78 ²
AMX0SL	0xBB	0	ADC0 Multiplexer Channel Select	page 61 ¹ , page 79 ²
AMX2CF	0xBA	2	ADC2 Multiplexer Configuration	page 95 ³
AMX2SL	0xBB	2	ADC2 Multiplexer Channel Select	page 96 ³
В	0xF0	All Pages	•	page 153
CCH0CN	0xA1	F	Cache Control	page 215
CCH0LC	0xA3	F	Cache Lock	page 216
CCH0MA	0x9A	F	Cache Miss Accumulator	page 217
CCH0TN	0xA2	F	Cache Tuning	page 216
CKCON	0x8E	0	Clock Control	page 315
CLKSEL	0x97	F	System Clock Select	page 188
CPT0CN	0x88	1	Comparator 0 Control	page 123
CPT0MD	0x89	1	Comparator 0 Configuration	page 123
CPT1CN	0x88	2	Comparator 1 Control	page 124
CPT1MD	0x89	2	Comparator 1 Configuration	page 125
DAC0CN	0xD4	0	DAC0 Control	page 108 ³
DAC0H	0xD3	0	DAC0 High Byte	page 107 ³
DAC0L	0xD2	0	DAC0 Low Byte	page 107 ³
DAC1CN	0xD4	1	DAC1 Control	page 110 ³
DAC1H	0xD3	1	DAC1 High Byte	page 109 ³
DAC1L	0xD2	1	DAC1 Low Byte	page 109 ³
DPH	0x83	All Pages		page 151
DPL	0x82	All Pages		page 151

Table 11.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	ES1	-	EADC2	EWADC2	ET4	EADC0	ET3	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0xE7 e: All Pages
							or ren ag	o. / all l'agoo
Bit7:	UNUSED. R			't care.				
Bit6:	ES1: Enable							
	This bit sets			ART1 interrup	ot.			
	0: Disable U		•					
D	1: Enable U/							
Bit5:	UNUSED. R							
Bit4:	This bit sets			nversion Inter	•	intorrunt		
	0: Disable A		•		onversion	interrupt.		
	1: Enable A							
Bit3:	EWADC2: E				nterrupt.			
				Window Cor	•	nterrupt.		
	0: Disable A					•		
	1: Enable A[C2 Windo	w Compari	son Interrupt	S.			
Bit2:	ET4: Enable	Timer 4 In	terrupt					
	This bit sets	the maskir	ng of the Tir	mer 4 interrup	ot.			
	0: Disable Ti		•					
	1: Enable Tir		•					
Bit1:	EADC0: Ena					•		
	This bit sets		•		onversion	Interrupt.		
	0: Disable A							
Bit0:	1: Enable AE ET3: Enable			n interrupts.				
DILU.	This bit sets		•	nor 3 interrur	ht.			
	0: Disable Ti							
	1: Enable Tir		•					

SFR Definition 11.15. EIE2: Extended Interrupt Enable 2



12.6. Rounding and Saturation

A Rounding Engine is included, which can be used to provide a rounded result when operating on fractional numbers. MAC0 uses an unbiased rounding algorithm to round the data stored in bits 31–16 of the accumulator, as shown in Table 12.1. Rounding occurs during the third stage of the MAC0 pipeline, after any shift operation, or on a write to the LSB of the accumulator. The rounded results are stored in the rounding registers: MAC0RNDH (SFR Definition 12.12) and MAC0RNDL (SFR Definition 12.13). The accumulator registers are not affected by the rounding engine. Although rounding is primarily used for fractional data, the data in the rounding registers is updated in the same way when operating in integer mode.

Accumulator Bits 15–0 (MAC0ACC1:MAC0ACC0)	Accumulator Bits 31–16 (MAC0ACC3:MAC0ACC2)		Rounded Results (MAC0RNDH:MAC0RNDL)
Greater Than 0x8000	Anything	Up	(MAC0ACC3:MAC0ACC2) + 1
Less Than 0x8000	Anything	Down	(MAC0ACC3:MAC0ACC2)
Equal To 0x8000	Odd (LSB = 1)	Up	(MAC0ACC3:MAC0ACC2) + 1
Equal To 0x8000	Even (LSB = 0)	Down	(MAC0ACC3:MAC0ACC2)

Table 12.1. MAC0 Rounding (MAC0SAT = 0)

The rounding engine can also be used to saturate the results stored in the rounding registers. If the MACOSAT bit is set to '1' and the rounding register overflows, the rounding registers will saturate. When a positive overflow occurs, the rounding registers will show a value of 0x7FFF when saturated. For a negative overflow, the rounding registers will show a value of 0x8000 when saturated. If the MACOSAT bit is cleared to '0', the rounding registers will not saturate.

12.7. Usage Examples

This section details some software examples for using MAC0. **Section 12.7.1** shows a series of two MAC operations using fractional numbers. **Section 12.7.2** shows a single operation in Multiply Only mode with integer numbers. The last example, shown in **Section 12.7.3**, demonstrates how the left-shift and right-shift operations can be used to modify the accumulator. All of the examples assume that all of the flags in the MAC0STA register are initially set to '0'.

12.7.1. Multiply and Accumulate Example

The example below implements the equation:

```
(0.5 \times 0.25) + (0.5 \times -0.25) = 0.125 - 0.125 = 0.0
```

MOV	MACOCF,	#0Ah		Set to Clear Accumulator, Use fractional numbers
MOV	МАСОАН,	#40h	;	Load MACOA register with 4000 hex = 0.5 decimal
MOV	MACOAL,	#00h		
MOV	MACOBH,	#20h	;	Load MACOB register with 2000 hex = 0.25 decimal
MOV	MACOBL,	#00h	;	This line initiates the first MAC operation
MOV	MACOBH,	#E0h	;	Load MACOB register with E000 hex = -0.25 decimal
MOV	MACOBL,	#00h	;	This line initiates the second MAC operation
NOP				
NOP			;	After this instruction, the Accumulator should be equal to 0,
			;	and the MACOSTA register should be 0x04, indicating a zero
NOP			;	After this instruction, the Rounding register is updated



13.3. External Reset

The external RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pullup and/or decoupling of the RST pin to avoid erroneous noise-induced resets. The MCU will remain in reset until at least 12 clock cycles after the active-low RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

13.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100 μ s, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads '0'. The state of the RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC.2 (see Section "14. Oscillators" on page 185) enables the Missing Clock Detector.

13.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN.7 (see Section "**10. Comparators**" on page **119**) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (CP0+ pin) is less than the inverting input voltage (CP0- pin), the MCU is put into the reset state. After a Comparator0 Reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the RST pin is unaffected by this reset.

13.6. External CNVSTR0 Pin Reset

The external CNVSTR0 signal can be configured as a reset input by writing a '1' to the CNVRSEF flag (RSTSRC.6). The CNVSTR0 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "**18.1. Ports 0 through 3 and the Priority Crossbar Decoder**" on page **238**. Note that the Crossbar must be configured for the CNVSTR0 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. When configured as a reset, CNVSTR0 is active-low and level sensitive. CNVSTR0 cannot be used to start ADC0 conversions when it is configured as a reset source. After a CNVSTR0 reset, the CNVRSEF flag (RSTSRC.6) will read '1' signifying CNVSTR0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

13.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT



page 199). Important Note: Cache reads, cache writes, and the prefetch engine should be disabled whenever the FLRT bits are changed to a lower setting.

To shut down the PLL, the system clock should be switched to the internal oscillator or a stable external clock source, using the CLKSEL register. Next, disable the PLL by setting PLLEN (PLL0CN.1) to '0'. Finally, the PLL can be powered off, by setting PLLPWR (PLL0CN.0) to '0'. Note that the PLLEN and PLL-PWR bits can be cleared at the same time.

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	PLLLCK	0	PLLSRC	PLLEN	PLLPWR	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-				
	SFR Address: 0x89 SFR Page: F											
Bits 7–5:	Bits 7–5: UNUSED: Read = 000b; Write = don't care.											
Bit 4:	PLLCK: PLL	Lock Flag.										
	0: PLL Frequ											
	1: PLL Frequ	lency is loc	ked.									
Bit 3:	RESERVED											
Bit 2:	PLLSRC: PL											
	0: PLL Refer											
D:4.4.	1: PLL Refer			External Os	cillator.							
Bit 1:	PLLEN: PLL 0: PLL is hel											
	1: PLL is nei		N/P must h	o '1'								
Bit 0:	PLLPWR: PL											
Dit U.	0: PLL bias g			ed. No statio	c power is c	onsumed						
	1: PLL bias				•							
		,										

SFR Definition 14.5. PLL0CN: PLL Control



Parameter	Conditions	Min	Тур	Max	Units
Flash Size ¹	C8051F12x and C8051F130/1		131328 ²	Bytes	
Flash Size ¹	C8051F132/3		65792	Bytes	
Endurance		20k	100k		Erase/Write
Erase Cycle Time		10	12	14	ms
Write Cycle Time		40	50	60	μs
	te Scratch Pad Area cation 0x1FC00 to 0x1FFFF are reserved	d.			

Table 15.1. Flash Electrical Characteristics

15.1.1. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written and erased using the MOVX write instruction (as described in **Section 15.1.2** and **Section 15.1.3**) and read using the MOVC instruction. The COBANK bits in register PSBANK (SFR Definition 11.1) control which portion of the Flash memory is targeted by writes and erases of addresses above 0x07FFF. For devices with 64 kB of Flash. the COBANK bits should always remain set to '01' to ensure that Flash write, erase, and read operations are valid.

Two additional 128-byte sectors (256 bytes total) of Flash memory are included for non-volatile data storage. The smaller sector size makes them particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sectors are double-mapped over the normal Flash memory for MOVC reads and MOVX writes only; their addresses range from 0x00 to 0x7F and from 0x80 to 0xFF (see Figure 15.2). To access the 128-byte sectors, the SFLE bit in PSCTL must be set to logic 1. Code execution from the 128byte Scratchpad areas is not permitted. The 128-byte sectors can be erased individually, or both at the same time. To erase both sectors simultaneously, the address 0x0400 should be targeted during the erase operation with SFLE set to '1'. See Figure 15.1 for the memory map under different COBANK and SFLE settings.



17.6.2. Multiplexed Mode

17.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'





Figure 17.7. Multiplexed 16-bit MOVX Timing



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	•••=•
Bits7–0:	 P6.[7:0]: Port6 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P6MDOUT bit = 0). See SFR Definition 18.18. Read - Returns states of I/O pins. 0: P6.n pin is logic low. 1: P6.n pin is logic high. 							
Note:	P6.[7:0] can mode, or as Memory Inte External Mer	Address[7: erface and	0] in Non-m O n-Chip X	nultiplexed r	node). See	Section "1	7. Externa	

SFR Definition 18.17. P6: Port6 Data

SFR Definition 18.18. P6MDOUT: Port6 Output Mode








Figure 20.2. Multiple-Master Mode Connection Diagram




Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram




Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram



Parameter	Description	Min	Max	Units	
	Master Mode Timing* (See Figure 20.	.8 and Figure 20.9)			
т _{мскн}	SCK High Time	1 x T _{SYSCLK}		ns	
T _{MCKL}	SCK Low Time	1 x T _{SYSCLK}		ns	
T _{MIS}	MISO Valid to SCK Shift Edge	1 x T _{SYSCLK} + 20		ns	
т _{мін}	SCK Shift Edge to MISO Change	0		ns	
	Slave Mode Timing* (See Figure 20.1)	0 and Figure 20.11)	L		
T _{SE}	NSS Falling to First SCK Edge	2 x T _{SYSCLK}		ns	
T _{SD}	Last SCK Edge to NSS Rising	2 x T _{SYSCLK}		ns	
T _{SEZ}	NSS Falling to MISO Valid		4 x T _{SYSCLK}	ns	
T _{SDZ}	NSS Rising to MISO High-Z		4 x T _{SYSCLK}	ns	
т _{скн}	SCK High Time	5 x T _{SYSCLK}		ns	
Т _{СКL}	SCK Low Time	5 x T _{SYSCLK}		ns	
T _{SIS}	MOSI Valid to SCK Sample Edge	2 x T _{SYSCLK}		ns	
T _{SIH}	SCK Sample Edge to MOSI Change	2 x T _{SYSCLK}		ns	
Т _{SOH}	SCK Shift Edge to MISO Change		4 x T _{SYSCLK}	ns	
T _{SLH}	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T _{SYSCLK}	8 x T _{SYSCLK}	ns	
lote: T _{SYSC}	$_{\sf LK}$ is equal to one period of the device system cl	ock (SYSCLK).	1		

Table 20.1. SPI Slave Timing Parameters



21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.




Figure 21.4. UART0 Mode 1 Timing Diagram

The baud rate generated in Mode 1 is a function of timer overflow. UART0 can use Timer 1 operating in *8-Bit Auto-Reload Mode*, or Timer 2, 3, or 4 operating in *Auto-reload Mode* to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a rollover from all ones - (0xFF for Timer 1, 0xFFFF for Timer 2, 3, or 4) - to zero) a clock is sent to the baud rate logic.

Timers 1, 2, 3, or 4 are selected as the baud rate source with bits in the SSTA0 register (see SFR Definition 21.2). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

When Timer 1 is selected as a baud rate source, the SMOD0 bit (SSTA0.4) selects whether or not to divide the Timer 1 overflow rate by two. On reset, the SMOD0 bit is logic 0, thus selecting the lower speed baud rate by default. The SMOD0 bit affects the baud rate generated by Timer 1 as shown in Equation 21.1.

The Mode 1 baud rate equations are shown below, where T1M is bit4 of register CKCON, TH1 is the 8-bit reload register for Timer 1, and [RCAPnH , RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

Equation 21.1. Mode 1 Baud Rate using Timer 1

When SMOD0 = 0:

Mode1_BaudRate = $1/32 \cdot \text{Timer1_OverflowRate}$

When SMOD0 = 1:

Mode1_BaudRate = $1/16 \cdot \text{Timer1_OverflowRate}$



24.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.

SFR Definition 24.1.	PCA0CN: PCA Control
----------------------	---------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
							SFR Addres		
							SFR Pag	e: 0	
Bit7:	CF: PCA Co	ounter/Time	r Overflow F	-lag.					
	Set by hardware when the PCA0 Counter/Timer overflows from 0xFFFF to 0x0000. When								
	the Counter/	Timer Over	flow (CF) in	iterrupt is ei	nabled, sett	ing this bit	causes the	CPU to veo	
	tor to the CF interrupt service routine. This bit is not automatically cleared by hardware and								
	must be clea								
Bit6:	CR: PCA0 C								
	This bit enables/disables the PCA0 Counter/Timer.								
	0: PCA0 Counter/Timer disabled. 1: PCA0 Counter/Timer enabled.								
					_				
Bit5:	CCF5: PCA					ra \A/hana th			
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is								
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software.								
Bit4:						cleared by	Soliwale.		
5114.	CCF4: PCA0 Module 4 Capture/Compare Flag. This bit is set by hardware when a match or capture occurs. When the CCF interrupt is								
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This								
	bit is not automatically cleared by hardware and must be cleared by software.								
3it3:	CCF3: PCA								
	This bit is se					rs. When th	ne CCF inte	rrupt is	
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software.								
Bit2:	CCF2: PCA	0 Module 2	Capture/Co	mpare Flag	J.				
	This bit is se	et by hardwa	are when a	match or ca	apture occu	rs. When th	ne CCF inte	rrupt is	
	enabled, setting this bit causes the CPU to vector to the CCF interrupt service routine. This								
	bit is not automatically cleared by hardware and must be cleared by software.								
Bit1:	CCF1: PCA								
	This bit is se				•			•	
	enabled, set	•						outine. This	
Bit0:	bit is not aut	•	•			cleared by	software.		
	CCF0: PCA].		0051		
	This bit is se		aro whon a				o ('('E into		
	فالممتم				apture occu				
	enabled, set bit is not aut	ting this bit	causes the	CPU to ve	ctor to the C	CF interru	ot service re		



DOCUMENT CHANGE LIST

Revision 1.3 to Revision 1.4

- Added new paragraph tags: SFR Definition and JTAG Register Definition.
- Product Selection Guide Table 1.1: Added RoHS-compliant ordering information.
- Overview Chapter, Figure 1.8, "On-Chip Memory Map": Corrected on-chip XRAM size to "8192 Bytes".
- SAR8 Chapter: Table 7.1, "ADC2 Electrical Characteristics": Track/Hold minimum spec corrected to "300 ns".
- SAR8 Chapter: Table 7.1, "ADC2 Electrical Characteristics": Total Harmonic Distortion typical spec corrected to "-51 dB".
- Oscillators Chapter, Figure 14.1, "Oscillator Diagram": Corrected location of IOSCEN arrow.
- CIP51 Chapter, **Section 11.3**: Added note describing EA change behavior when followed by singlecycle instruction.
- CIP51 Chapter, Interrupt Summary Table: Added "SFRPAGE" column and SFRPAGE value for each interrupt source.
- CIP-51 Chapter, Figure 11.2, "Memory Map": Corrected on-chip XRAM size to "8192 Bytes".
- Port I/O Chapter, Crossbar Priority Figures: Character formatting problem corrected.
- Port I/O Chapter, P7MDOUT Register Description: Removed references to UART and SMBus peripherals.
- Port I/O Chapter, P3MDOUT Register Description: Corrected text to read "P3MDOUT.[7:0]".
- Timers Chapter: References to "TnCON" corrected to read "TMRnCN".
- PCA0 Chapter, Section 24.1: Added note about PCA0CN Register and effects of read-modify-write instructions on the CF bit.

