

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f125r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

25. JTAG (IEEE 1149.1)	341
25.1.Boundary Scan	342
25.1.1.EXTEST Instruction	343
25.1.2.SAMPLE Instruction	343
25.1.3.BYPASS Instruction	343
25.1.4.IDCODE Instruction	343
25.2.Flash Programming Commands	344
25.3.Debug Support	347
Document Change List	349
Contact Information	350





Figure 1.6. C8051F131/133 Block Diagram





Figure 5.7. 12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data



Figure 6.6. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data





Figure 6.8. 10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data



SFR Pag SFR Add	e: 2 ress: 0xBA								
R/W	' R/	N	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-		-	-	PIN67IC	PIN45IC	PIN23IC	PIN01IC	00000000
Bit7	Bi	6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	<u>_</u>
Bits7–4 Bit3:	 -4: UNUSED. Read = 0000b; Write = don't care. PIN67IC: AIN2.6, AIN2.7 Input Pair Configuration Bit. 0: AIN2.6 and AIN2.7 are independent single-ended inputs. 1: AIN2.6 and AIN2.7 are (respectively) +, – differential input pair. 								
BILZ:	0: AIN2 1: AIN2	4 and 4 and 4 and	d AIN2.5 and AIN2.5 and AIN2.5 and AIN2.5 and	e independe e (respectiv	ent single-e	nded inputs ferential inp	ut pair.		
Bit1:	PIN23I0 0: AIN2 1: AIN2	2 and 2 and 2 and	l2.2, AIN2.3 d AIN2.3 ar d AIN2.3 ar	3 Input Pair e independe e (respectiv	Configuration ent single-en vely) +, – diff	on Bit. nded inputs ferential inp	ut pair.		
Bit0:	Bit0: PIN01IC: AIN2.0, AIN2.1 Input Pair Configuration Bit. 0: AIN2.0 and AIN2.1 are independent single-ended inputs. 1: AIN2.0 and AIN2.1 are (respectively) +, – differential input pair.								
Note: The ADC2 Data Word is in 2's complement format for channels configured as differential.									

SFR Definition 7.1. AMX2CF: AMUX2 Configuration



7.3. ADC2 Programmable Window Detector

The ADC2 Programmable Window Detector continuously compares the ADC2 output to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in register ADC2CN) can also be used in polled mode. The ADC2 Greater-Than (ADC2GT) and Less-Than (ADC2LT) registers hold the comparison values. Example comparisons for Differential and Single-ended modes are shown in Figure 7.6 and Figure 7.5, respectively. Notice that the window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC2LT and ADC2GT registers.

7.3.1. Window Detector In Single-Ended Mode

Figure 7.5 shows two example window comparisons for Single-ended mode, with ADC2LT = 0x20 and ADC2GT = 0x10. Notice that in Single-ended mode, the codes vary from 0 to VREF*(255/256) and are represented as 8-bit unsigned integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2) is within the range defined by ADC2GT and ADC2LT (if 0x10 < ADC2 < 0x20). In the right example, and AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0x10 or ADC2 > 0x20).



Figure 7.5. ADC2 Window Compare Examples, Single-Ended Mode



8. DACs, 12-Bit Voltage Mode (C8051F12x Only)

The C8051F12x devices include two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1 μ A or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F120/2/4/6 devices) or the VREF pin (C8051F121/3/5/7 devices). Note that the VREF pin on C8051F121/3/5/7 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See **Section** "9. Voltage Reference" on page 113 for more information on configuring the voltage reference for the DACs.

8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.



Figure 8.1. DAC Functional Block Diagram



Figure 11.6. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs

While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRPAGE register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 11.7 below.





Figure 11.7. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR

On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page 0x00 used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFR's as it did prior to the PCA interrupt. Likewise, the contents of SFRLAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 11.8 below.



Figure 11.8. SFR Page Stack Upon Return From PCA Interrupt



SFR Definition 11.4. SFRNEXT: SFR Next Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0x85
							SFR Page	e: All Pages
Bits7–0:	SFR Page S a 3 byte SFF LAST is the i Stack, and w rupts cause Write: Sets the SFRPAG Read: Retu This is the va	tack Bits: S R Page Stac third entry. ⁻ vill not caus pushes and the SFR P GE SFR to h urns the valuation of the state alue that wi	FR page co ck: SFRPAG The SFR sta e the stack I pops of the age contain ave this SF ue of the SF II go to the S	ontext is reta GE is the firs ack bytes m to 'push' or e SFR Page ned in the se R page valu FR page con SFR Page r	ained upon at entry, SFF ay be used 'pop'. Only Stack. econd byte ue upon a r ntained in th egister upo	interrupts/re RNEXT is the alter the co interrupts a of the SFR eturn from i ne second b n a return fr	eturn from the second ontext in th and return Stack. Thi nterrupt. byte of the rom interru	interrupts in , and SFR- e SFR Page from inter- s will cause SFR stack. .pt.

SFR Definition 11.5. SFRLAST: SFR Last Register





SFR Definition 11.10. ACC: Accumulator

R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address	:: 0xE0		
							SFR Page	: All Pages		
Bits7–0:	ACC: Accumulator. This register is the accumulator for arithmetic operations.									

SFR Definition 11.11. B: B Register





14.7. Phase-Locked Loop (PLL)

A Phase-Locked-Loop (PLL) is included, which is used to multiply the internal oscillator or an external clock source to achieve higher CPU operating frequencies. The PLL circuitry is designed to produce an output frequency between 25 MHz and 100 MHz, from a divided reference frequency between 5 MHz and 30 MHz. A block diagram of the PLL is shown in Figure 14.2.



Figure 14.2. PLL Block Diagram

14.7.1. PLL Input Clock and Pre-divider

The PLL circuitry can derive its reference clock from either the internal oscillator or an external clock source. The PLLSRC bit (PLL0CN.2) controls which clock source is used for the reference clock (see SFR Definition 14.5). If PLLSRC is set to '0', the internal oscillator source is used. Note that the internal oscillator divide factor (as specified by bits IFCN1-0 in register OSCICN) will also apply to this clock. When PLL-SRC is set to '1', an external oscillator source will be used. The external oscillator should be active and settled before it is selected as a reference clock for the PLL circuit. The reference clock is divided down prior to the PLL circuit, according to the contents of the PLLM4-0 bits in the PLL Pre-divider Register (PLL0DIV), shown in SFR Definition 14.6.

14.7.2. PLL Multiplication and Output Clock

The PLL circuitry will multiply the divided reference clock by the multiplication factor stored in the PLL0MUL register shown in SFR Definition 14.7. To accomplish this, it uses a feedback loop consisting of a phase/frequency detector, a loop filter, and a current-controlled oscillator (ICO). It is important to configure the loop filter and the ICO for the correct frequency ranges. The PLLLP3–0 bits (PLL0FLT.3–0) should be set according to the divided reference clock frequency. Likewise, the PLLICO1–0 bits (PLL0FLT.5–4) should be set according to the desired output frequency range. SFR Definition 14.8 describes the proper settings to use for the PLLLP3–0 and PLLICO1–0 bits. When the PLL is locked and stable at the desired frequency, the PLLLCK bit (PLL0CN.5) will be set to a '1'. The resulting PLL frequency will be set according to the equation:

Where "Reference Frequency" is the selected source clock frequency, PLLN is the PLL Multiplier, and PLLM is the PLL Pre-divider.



SFR Definition 14.8. PLL0FLT: PLL Filter

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	PLLICO1	PLLICO0	PLLLP3	PLLLP2	PLLLP1	PLLLP0	00110001		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address	:: 0x8F		
							SFR Page	e: F		
Bits 7–6:	UNUSED: R	ead = 00b;	Write = don	i't care.						
Bits 5–4:	PLLICO1-0:	PLL Currer	nt-Controlled	d Oscillator	Control Bits	S.				
	Selection is	based on th	ne desired o	utput frequ	ency, accor	ding to the	following ta	able:		
					3 7	0	0			
	PL	L Output (Clock		PLLIC	01-0				
		65–100 MI	Hz		00					
		45–80 M⊦	lz		01					
		30–60 M⊦	lz		10					
		25–50 MF	lz		11					
			lter Control	Dite						
BIIS 3–0:	PLLLP3-0: F	LL LOOP FI		BIIS.		oording to t	ha fallawin	a toblo		
	Selection is	based on tr		LL releiend	e clock, ac	cording to t	ne ioliowin	g lable.		
	Divided	PLL Refer	ence Clock		PLLL	P3-0				
		19–30 MF	lz		000)1				
		12.2–19.5 N	ЛНz		001	1				
		7.8–12.5 M	lHz		011	1				
		5–8 MHz	2		111	1				
				I			I			

Table 14.2. PLL Frequency Characteristics

-40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units	
Input Frequency		5		30	MHz	
(Divided Reference Frequency)						
PLL Output Frequency 25 100* MH						
*Note: The maximum operating frequency of the C8051F124/5/6/7 is 50 MHz						



SFR Definition 17.2. EMI0CF: External Memory Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	PRTSEL	EMD2	EMD1	EMD0	EALE1	EALE0	00000011			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
	SFR Address: 0xA3										
		SFR Page: 0									
Bits7–6 [.]	Unused Read = 00b Write = don't care										
Bit5:	PRTSEL: EN	MIF Port Se	lect.	ouror							
	0: EMIF acti	ve on P0–P	3.								
	1: EMIF acti	ve on P4–P	7.								
Bit4:	EMD2: EMIF	Multiplex I	Mode Selec	:t.							
	0: EMIF ope	rates in mu	Itiplexed ad	dress/data	mode.						
	1: EMIF ope	rates in nor	n-multiplexe	ed mode (se	parate addi	ress and da	ita pins).				
BIIS3-2:	EMD1-0: EN	ontrol the o	ng Mode Se	elect.	vtornal Mor	nory Interfa					
	00. Internal	Only: MOV	X accesses	on-chip XR	AM only Al	l effective a	iddresses a	lias to on-			
	chip memory	/ space.			/ only: /						
	01: Split Mo	de without E	Bank Select	: Accesses	below the 8	3 k boundar	y are direct	ed on-chip.			
	Accesses at	ove the 8 k	boundary a	are directed	l off-chip. 8-	bit off-chip	MOVX ope	rations use			
	the current of	contents of t	he Address	High port l	atches to re	solve uppe	r address b	yte. Note			
	that in order	to access o	off-chip space	e, EMI0CN	must be se	t to a page	that is not c	ontained in			
	the on-chip a	address spa	ace. Is Soloot: As		ow the 9 k l	houndary o	ro directed	on chin			
	Accesses at	nove the 8k	houndary a	re directed	off-chin 8-	hit off-chin	MOVX oper	ations use			
	the contents	of EMI0CN	l to determi	ne the high-	bvte of the	address.					
	11: External	Only: MOV	X accesses	off-chip XF	RAM only. C	n-chip XRA	M is not vi	sible to the			
	CPU.										
Bits1–0:	EALE1–0: A	LE Pulse-W	/idth Select	Bits (only h	as effect w	hen EMD2	= 0).				
	00: ALE high and ALE low pulse width = 1 SYSCLK cycle.										
	01: ALE high	01: ALE high and ALE low pulse width = 2 SYSCLK cycles.									
		i and ΔLE I	ow puise wi ow puise wi	dth = 4 SVS	SCLK Cycles	5. s					



17.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 8k boundary will access on-chip XRAM space.
- Effective addresses above the 8k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 8k boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.6. EMIF Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, / RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in SFR Definition 17.3, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for /RD or /WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset. Table 17.1 lists the ac parameters for the External Memory Interface, and Figure 17.4 through Figure 17.9 show the timing diagrams for the different External Memory Interface modes and MOVX operations.



17.6.2. Multiplexed Mode

17.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'



Figure 17.7. Multiplexed 16-bit MOVX Timing



Table 18.1. Port I/O DC Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Output High Voltage	I _{OH} = -3 mA, Port I/O Push-Pull I _{OH} = -10 μA, Port I/O Push-Pull	$V_{DD} - 0.7$ $V_{DD} - 0.1$			V
	I _{OH} = -10 mA, Port I/O Push-Pull		V _{DD} – 0.8		
Output Low Voltage	I _{OL} = 8.5 mA I _{OL} = 10 μA			0.6 0.1	V
	I _{OL} = 25 mA		1.0		
Input High Voltage (VIH)		$0.7 \mathrm{x} \mathrm{V}_\mathrm{DD}$			
Input Low Voltage (VIL)				0.3 x V _{DD}	
Input Leakage Current	DGND < Port Pin < V _{DD} , Pin Tri-state Weak Pullup Off			± 1	μA
	Weak Pullup On		10		
Input Capacitance			5		pF



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address: SFR Page:	0x80 All Pages
Bits7–0:	P0.[7:0]: Por (Write - Outp 0: Logic Low 1: Logic Higl (Read - Reg 0: P0.n pin is 1: P0.n pin is	t0 Output I put appears Output. Output (o ardless of 2 s logic low. s logic high	Latch Bits. s on I/O pins pen if corre KBR0, XBR	s per XBR0 sponding P 1, and XBR	, XBR1, and 0MDOUT.n 2 Register :	d XBR2 Reg bit = 0). settings).	gisters)	
Note:	P0.7 (/WR), See Sectior more informa for External	P0.6 (/RD) a " 17. Exte ation. See a Memory ac	, and P0.5 (rnal Data N also SFR De ccesses.	ALE) can b lemory Int efinition 18.	e driven by erface and 3 for informa	the Externa On-Chip X ation about	Il Data Merr (RAM" on p configuring	ory Interface. Dage 219 for the Crossbar

SFR Definition 18.4. P0: Port0 Data

SFR Definition 18.5. P0MDOUT: Port0 Output Mode



Rev. 1.4



23. Timers

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADCs, DACs, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 3 offers 16-bit auto-reload and capture. Timers 2 and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a 50% duty-cycle square-wave (toggle output) at an external port pin.

Timer 0 and Timer 1 Modes:	Timer 2, 3 and 4 Modes:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Toggle Output (Timer 2 and 4 only)
Two 8-bit counter/timers (Timer 0 only)	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 23.3 for pre-scaled clock selection). Timers 0 and 1 can be configured to use either the pre-scaled clock signal or the system clock directly. Timers 2, 3, and 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

23.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate 8-bit SFRs: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "11.3.5. Interrupt Register Descriptions" on page 157); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 11.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1–T0M0 in the Counter/Timer Mode register (TMOD). Both timers can be configured independently.

23.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading the TL0 register. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

