

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x8b, 8x10b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f127

17.5.3.Split Mode with Bank Select ... 225
17.5.4.External Only ... 225
17.6.EMIF Timing ... 225
17.6.1.Non-multiplexed Mode ... 227
17.6.2.Multiplexed Mode ... 230
18. Port Input/Output ... 235
18.1.Ports 0 through 3 and the Priority Crossbar Decoder ... 238
18.1.1.Crossbar Pin Assignment and Allocation ... 238
18.1.2.Configuring the Output Modes of the Port Pins ... 239
18.1.3.Configuring Port Pins as Digital Inputs ... 240
18.1.4.Weak Pullups ... 240
18.1.5.Configuring Port 1 Pins as Analog Inputs ... 240
18.1.6.External Memory Interface Pin Assignments ... 241
18.1.7.Crossbar Pin Assignment Example ... 243
18.2.Ports 4 through 7 (100-pin TQFP devices only) ... 252
18.2.1.Configuring Ports which are not Pinned Out ... 252
18.2.2.Configuring the Output Modes of the Port Pins ... 252
18.2.3.Configuring Port Pins as Digital Inputs ... 253
18.2.4.Weak Pullups ... 253
18.2.5.External Memory Interface ... 253
19. System Management Bus / I2C Bus (SMBus0) ... 259
19.1.Supporting Documents ... 260
19.2.SMBus Protocol ... 260
19.2.1.Arbitration ... 261
19.2.2.Clock Low Extension ... 261
19.2.3.SCL Low Timeout ... 261
19.2.4.SCL High (SMBus Free) Timeout ... 261
19.3.SMBus Transfer Modes ... 262
19.3.1.Master Transmitter Mode ... 262
19.3.2.Master Receiver Mode ... 262
19.3.3.Slave Transmitter Mode ... 263
19.3.4.Slave Receiver Mode ... 263
19.4.SMBus Special Function Registers ... 264
19.4.1.Control Register ... 264
19.4.2.Clock Rate Register ... 267
19.4.3.Data Register ... 268
19.4.4.Address Register ... 268
19.4.5.Status Register ... 269
20. Enhanced Serial Peripheral Interface (SPI0) ... 273
20.1.Signal Descriptions ... 274
20.1.1.Master Out, Slave In (MOSI) ... 274
20.1.2.Master In, Slave Out (MISO) ... 274
20.1.3.Serial Clock (SCK) ... 274
20.1.4.Slave Select (NSS) ... 274

Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram 276
Figure 20.5. Master Mode Data/Clock Timing 278
Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0) 279
Figure 20.7. Slave Mode Data/Clock Timing (CKPHA = 1) 279
Figure 20.8. SPI Master Timing (CKPHA = 0) 283
Figure 20.9. SPI Master Timing (CKPHA = 1) 283
Figure 20.10. SPI Slave Timing (CKPHA = 0) 284
Figure 20.11. SPI Slave Timing (CKPHA = 1) 284
21. UART0
Figure 21.1. UART0 Block Diagram 287
Figure 21.2. UART0 Mode 0 Timing Diagram 288
Figure 21.3. UART0 Mode 0 Interconnect 288
Figure 21.4. UART0 Mode 1 Timing Diagram 289
Figure 21.5. UART0 Modes 2 and 3 Timing Diagram 291
Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram 292
Figure 21.7. UART Multi-Processor Mode Interconnect Diagram 294
22. UART1
Figure 22.1. UART1 Block Diagram 299
Figure 22.2. UART1 Baud Rate Logic 300
Figure 22.3. UART Interconnect Diagram 301
Figure 22.4. 8-Bit UART Timing Diagram 301
Figure 22.5. 9-Bit UART Timing Diagram 302
Figure 22.6. UART Multi-Processor Mode Interconnect Diagram 303
23. Timers
Figure 23.1. T0 Mode 0 Block Diagram 310
Figure 23.2. T0 Mode 2 Block Diagram 311
Figure 23.3. T0 Mode 3 Block Diagram 312
Figure 23.4. T2, 3, and 4 Capture Mode Block Diagram 318
Figure 23.5. Tn Auto-reload (T2,3,4) and Toggle Mode (T2,4) Block Diagram 319
24. Programmable Counter Array
Figure 24.1. PCA Block Diagram 325
Figure 24.2. PCA Counter/Timer Block Diagram 326
Figure 24.3. PCA Interrupt Block Diagram 328
Figure 24.4. PCA Capture Mode Diagram 329
Figure 24.5. PCA Software Timer Mode Diagram 330
Figure 24.6. PCA High Speed Output Mode Diagram 331
Figure 24.7. PCA Frequency Output Mode 332
Figure 24.8. PCA 8-Bit PWM Mode Diagram 333
Figure 24.9. PCA 16-Bit PWM Mode 334
25. JTAG (IEEE 1149.1)